Efficient simulation-based debugging of reversible logic

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2010, Pages 156-161

  Frehse, Stefan ^a   Wille, Robert ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN ERRORS; DNA-COMPUTING; EFFICIENT SIMULATION; EMERGING TECHNOLOGIES; FORMAL VERIFICATIONS; GATE INPUT; INPUT PATTERNS; LOW-POWER DESIGN; OPTICAL COMPUTING; ORDERS OF MAGNITUDE; QUANTUM COMPUTING; RESEARCH AREAS; REVERSIBLE CIRCUITS; REVERSIBLE LOGIC; SIMULATION-BASED; SPEED-UPS;

CHANNEL CAPACITY; ELECTRIC POWER SUPPLIES TO APPARATUS; ERRORS; GENETIC PROGRAMMING; MANY VALUED LOGICS; OPTICAL DATA PROCESSING; QUANTUM COMPUTERS;

LOGIC GATES;

EID: 77955316006     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2010.37     Document Type: Conference Paper

References (26)

1. R. Landauer, "Irreversibility and heat generation in the computing process," IBM J. Res. Dev., vol. 5, p. 183, 1961.
2. C. H. Bennett, "Logical reversibility of computation," IBM J. Res. Dev, vol. 17, no. 6, pp. 525-532, 1973.
3. T. Toffoli, "Reversible computing," in Automata, Languages and Programming, W. de Bakker and J. van Leeuwen, Eds. Springer, 1980, p. 632, technical Memo MIT/LCS/TM-151, MIT Lab. for Comput. Sci.
4. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge Univ. Press, 2000.
5. B. Desoete and A. D. Vos, "A reversible carry-look-ahead adder using control gates," INTEGRATION, the VLSI Jour, vol. 33, no. 1-2, pp. 89-104, 2002.
6. R. Cuykendall and D. R. Andersen, "Reversible optical computing circuits," Optics Letters, vol. 12, no. 7, pp. 542-544, 1987.
7. R. C. Merkle, "Reversible electronic logic using switches," Nanotechnology, vol. 4, pp. 21-40, 1993.
8. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 22, no. 6, pp. 710-722, 2003.
9. D. Maslov, G. W. Dueck, and D. M. Miller, "Toffoli network synthesis with templates," IEEE Trans. on CAD, vol. 24, no. 6, pp. 807-817, 2005.
10. P. Gupta, A. Agrawal, and N. Jha, "An algorithm for synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 25, no. 11, pp. 2317-2330, 2006.
11. R. Wille, H. M. Le, G. W. Dueck, and D. Große, "Quantified synthesis of reversible logic," in Design, Automation and Test in Europe, 2008, pp. 1015-1020.
12. R. Wille and R. Drechsler, "BDD-based Synthesis of Reversible Logic for Large Functions," in Design Automation Conf., 2009, pp. 270-275.
13. G. F. Viamontes, M. Rajagopalan, I. L. Markov, and J. P. Hayes, "Gatelevel simulation of quantum circuits," in ASP Design Automation Conf., 2003, pp. 295-301.
14. D. Goodman, M. A. Thornton, D. Y. Feinstein, and D. M. Miller, "Quantum logic circuit simulation based on the QMDD data structure," in Int'l Reed-Muller Workshop, 2007.
15. J. Zhong and J. Muzio, "Using crosspoint faults in simplifying Toffoli networks," in IEEE North-East Workshop on Circuits and Systems, 2006, pp. 129-132.
16. D. Y. Feinstein, M. A. Thornton, and D. M. Miller, "Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits," in Design, Automation and Test in Europe, 2008, pp. 1378-1381.
17. K. N. Patel, J. P. Hayes, and I. L. Markov, "Fault testing for reversible circuits," IEEE Trans. on CAD, vol. 23, no. 8, pp. 1220-1230, 2004.
18. M. Perkowski, J. Biamonte, and M. Lukac, "Test generation and fault localization for quantum circuits," in Int'l Symp. on Multi-Valued Logic, 2005, pp. 62-68.
19. I. Polian, T. Fiehn, B. Becker, and J. P. Hayes, "A family of logical fault models for reversible circuits," in Asian Test Symp., 2005, pp. 422-427.
20. G. F. Viamontes, I. L. Markov, and J. P. Hayes, "Checking equivalence of quantum circuits and states," in Int'l Conf. on CAD, 2007, pp. 69-74.
21. S.-A. Wang, C.-Y. Lu, I.-M. Tsai, and S.-Y. Kuo, "An XQDD-based verification method for quantum circuits," IEICE Transactions, vol. 91-A, no. 2, pp. 584-594, 2008.
22. R. Wille, D. Große, D. M. Miller, and R. Drechsler, "Equivalence checking of reversible circuits," in Int'l Symp. on Multi-Valued Logic, 2009.
23. R. Wille, D. Große, S. Frehse, G. W. Dueck, and R. Drechsler, "Debugging of Toffoli networks," in Design, Automation and Test in Europe, 2009, pp. 1284-1289.
24. A. Smith, A. G. Veneris, M. F. Ali, and A. Viglas, "Fault diagnosis and logic debugging using Boolean satisfiability," IEEE Trans. on CAD, vol. 24, no. 10, pp. 1606-1621, 2005.
25. N. Eén and N. Sörensson, "An extensible SAT solver," in SAT 2003, ser. LNCS, vol. 2919, 2004, pp. 502-518.
26. R. Wille, D. Große, L. Teuber, G. W. Dueck, and R. Drechsler, "RevLib: An online resource for reversible functions and reversible circuits," in Int'l Symp. on Multi-Valued Logic, 2008, pp. 220-225, RevLib is available at http://www.revlib.org.