CHOP: Adaptive filter-based DRAM caching for CMP server platforms

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2010, Pages

  Jiang, Xiaowei ^a   Madan, Niti ^c   Zhao, Li ^b   Upton, Mike ^b   Iyer, Ravishankar ^b   Makineni, Srihari ^b   Newell, Donald ^b   Solihin, Yan ^a   Balasubramonian, Rajeev ^c  

^a North Carolina State University   (United States)

^b INTEL CORPORATION   (United States)

^c University of Utah   (United States)

Author keywords

Adaptive filter; CHOP; DRAM cache; Filter cache; Hot page

Indexed keywords

ADAPTIVE FILTERING; ADAPTIVE FILTERS; BANDWIDTH; DYNAMIC RANDOM ACCESS STORAGE; MEMORY ARCHITECTURE; SUPERCOMPUTERS;

AREA OVERHEAD; CACHING TECHNIQUE; CHOP; FILTER CACHE; HOT PAGE; MANY-CORE ARCHITECTURE; MEMORY BANDWIDTHS; SERVER PLATFORM;

CACHE MEMORY;

EID: 77952556352     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/hpca.2010.5416642     Document Type: Conference Paper

References (42)

1. SSAP Benchmarks. http://www.sap.com/solutions/benchmark/index.epx.
2. SSPECjAppServer Java Application Server Benchmark. http://www.spec.org/ jAppServer/.
3. SSPECjbb2005. http://www.spec.org/jbb2005/.
4. TPC-C Design Document. www.tpc.org/tpcc/.
5. PowerPC User Instruction Set Architecture. IBM Corporation, page 161, 2003.
6. B. Black el al. Die Stacking (3D) Microarchitecture. In the Proc. of th 39th Int. Symposium on Microarchitecture(MICRO), 2006.
7. C. Chen, S. Yang, B. Falsafi, and A. Moshovos. Accurate and Complexity-Effective Spatial Pattern Prediction. In the Proceedings of the 10th International Symposium on High Performance Computer Architecture (HPCA), 2004.
8. Intel Corporation. Intel Streaming SIMD Extensions 4 (SSE4) Instruction Set Innovation. http://www.intel.com, 2006.
9. Intel Corporation. World's first quad-core processors for desktop and mainstream processors. http://www.intel.com/quad-core/, 2007.
10. Intel Corporation. Intel Nehalem Processors. http://www.intel.com/ technology/architecture-silicon/next-gen/, 2008.
11. Intel Corporation. Tera-Scale Computing. http://www.intel.com/research/ platform/terascale/index.htm, 2008.
12. Intel Corporation. Intel Xeon 5500 Series. http://www.intel.com/p/en-US/ products/server/processor/xeon5000, 2009.
13. Y. Etsion and D. Feitelson. L1 Cache Filtering Through Random Selection of Memory References. In the Proc. of the 16th Int. Conf. on Parallel Architecture and Compilation Techniques(PACT), 2007.
14. R. Golla. Niagara2 : A Highly Threaded Server-on-a-Chip. http://www.opensparc.net/pubs/preszo/06/04-Sun-Golla.pdf, 2006.
15. AMD Inc. AMD Operton Processor Family. http://www.amd.com, 2009.
16. R. Iyer. Performance Implications of Chipset Caches in Web Servers. In the Prof. of the 2003 IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS), 2003.
17. X. Jiang, Y. Solihin, L. Zhao, and R. Iyer. Architecture Support for Improving Bulk Memory Copying and Initialization Performance. In the Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques(PACT), 2009.
18. T. Johnson. Run-time adaptive cache management. PhD thesis, University of Illinois, Urbana Champion , 1998.
19. J. Kin, M. Gupta, and W. Mangione-Smith. The Filter Cache: An Energy Efficient Memory Structure. In the Proc. of the 30th Int. Symp. on Microarchitecture (MICRO), 1997.
20. S. Kumar and C. Wilkerson. Exploiting spatial locality in data caches using spatial footprints. In the Proceedings of the 25th International Symposium on Computer Architecture (ISCA), 1998.
21. C. Lee, O. Mutlu, V. Narasiman, and Y. N. Patt. Prefetch-Aware DRAM Controller. In the Proc. of the 41st Int. Symp. on Microarchitecture( MICRO), 2008.
22. C. Lin, C. Yang, and C. Lee. HotSpot Cache: Joint Temporal and Spatial Locality Exploitation for ICache Energy Reduction. In the Proc. of Int. Symp. on Low Power Electronics and Design(ISLPED04), 2004.
23. H. Liu et al. Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache Efficiency. In the Proceedings of the International Symposium on Microarchitecture(MICRO), 2008.
24. G. Loh. 3D-Stacked Memory Architectures for Multi-Core Processors. In the Proc. of the 35th Int. Symposium on Computer Architecture(ISCA), 2008.
25. N. Madan, L. Zhao, N. Muralimanohar, A. Udipi, R. Balasubramonian, R. Iyer, S. Makineni, and D. Newell. Optimizing Communication and Capacity in a 3D Stacked Reconfigurable Cache Hierarchy. In the Proceedings of the International Symposium on High Performance Computer Architecture(HPCA), 2009.
26. A. Moshovos. RegionScout: Exploiting Coarse Grain Sharing in Snoop- Based Coherence. In the Proceedings of the International Symposium on Computer Architecture (ISCA), 2005.
27. O. Mutlu and T. Moscibroda. Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. In the Proceedings of the International Symposium on Microarchitecture(MICRO), 2007.
28. O. Mutlu and T. Moscibroda. Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems. In the Proceedings of the International Symposium on Computer Architecture (ISCA), 2008.
29. K. Nesbit, N. Aggarwal, J. Laudon, and J. Smith. Fair Queuing Memory System. In the Proceedings of the International Symposium on Microarchitecture(MICRO), 2006.
30. P. Pujara and A. Aggarwal. Increasing the cache efficiency by eliminating noise. In the Proceedings of the 12th International Symposium on High Performance Computer Architecture (HPCA), 2006.
31. M. Qureshi, A. Suleman, and Y. N. Patt. Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines. In the Proceedings of the International Symposium on High Performance Computer Architecture(HPCA), 2007.
32. N. Rafique et al. Effective Management of DRAM Bandwidth in Multicore Processors. In the Proc. of the 16th Int. Conf. on Parallel Architectures and Compilation Techniques(PACT), 2007.
33. S. Rixner. Memory Access Scheduling. In the Proceedings of the International Symposium on Computer Architecture (ISCA), 2000.
34. B. Rogers, A. Krishna, G. Bell, K. Vu, X. Jiang, and Y. Solihin. Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling. In the Proceedings of the 36th International Symposium on Computer Architecture (ISCA), 2009.
35. R. Subramanian, Y. Smaragdakis, and G. Loh. Adaptive Caches: Effective Shaping of Cache Behavior to Workloads. In the Proceedings of the International Symposium on Microarchitecture(MICRO), 2006.
36. A. Veidenbaum et al. Adapting cache line size to application behavior. In the Proc. of Int. Conference on Supercomputing(ICS), 1999.
37. T. Yamauchi, L. Hammond, and K. Olukotun. A Single Chip Multi-processor Integrated with High Density DRAM. Tech. Rep., Stanford University, 1997.
38. X. Zhang et al. Towards Practical Page Coloring-based Multi-core Cache Management. In EuroSys09, 2009.
39. Z. Zhang et al. Cached DRAM: A Simple and Effective Technique for Memory Access Latency Reduction on ILP Processors. In IEEE Micro, 2001.
40. Z. Zhang et al. Design and Optimization of Large Size and Low Overhead Off-chip Caches. In IEEE Transactions on Computer, 2004.
41. L. Zhao, R. Iyer, R. Illikkal, and D. Newell. Exploring DRAM Cache Architectures for CMP Server Platforms. In the Proceedings of the 25th International Conference on Computer Design (ICCD), 2007.
42. L. Zhao, R. Iyer, J. Moses, R. Illikkal, S. Makineni, and D. Newell. Exploring Large-Scale CMP Architectures Using ManySim. In IEEE Micro, 2007.