L1 cache filtering through random selection of memory references

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 235-244

  Etsion, Yoav ^a   Feitelson, Dror G ^a  

^a HEBREW UNIVERSITY OF JERUSALEM   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; PARALLEL PROCESSING SYSTEMS; TABLE LOOKUP; TURBO CODES;

CACHE FILTERING; CACHE STRUCTURE; COMPILATION TECHNIQUES; CONFLICT MISSES; DYNAMIC POWER; INSTRUCTIONS PER CYCLE; INTERNATIONAL CONFERENCES; LOOK-UP TABLE; LOOKUPS; LOWER-POWER CONSUMPTION; MEMORY REFERENCES; PARALLEL ARCHITECTURES; PROBABILISTIC FILTERING; RANDOM SAMPLING; RANDOM SELECTION; SET-ASSOCIATIVE;

BUFFER STORAGE;

EID: 47849089439     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.20     Document Type: Conference Paper

References (27)

1. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. Computer, 35(2):59-67, 2002.
2. M. Behar, A.Mendelson, and A. Kolodny. Trace cache sampling filter. Intl. Conf. Parallel Arch. & Compilation Techn., pp. 255-266, 2005.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Intl. Symp. Computer Arch., pp. 83-94, 2000.
4. K. K. Chan, C. C. Hay, J. R. Keller, G. P. Kurpanek, F. X. Schumacher, and J. Zheng. Design of the HP PA 7200 CPU. Hewlett-Packard Journal, 47(1), Feb 1996.
5. P. J. Denning. The locality principle. Commun. ACM, 48(7):19-24, Jul 2005.
6. D. G. Feitelson. Metrics for mass-count disparity. In Modeling, Anal. & Simulation of Comput. & Telecomm. Syst., pp. 61-68, Sep 2006.
7. A. González, C. Aliagas, and M. Valero. A data cache with multiple caching strategies tuned to different types of locality. In Intl. Conf. Supercomputing, pp. 338-347, 1995.
8. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative approach. Morgan Kaufmann, 3rd ed., 2003.
9. M. D. Hill. A case for direct-mapped caches. Computer, 21(12):25-40, 1988.
10. C. Isci and M. Martonosi. Runtime power monitoring in high-end processors: Methodology and empirical data. In Intl. Symp. Microarchitecture, pp. 93-104, 2003.
11. J. Jalminger and P. Stenström. A novel approach to cache block reuse predictions. Intl. Conf. Parallel Processing, p. 294, 2003.
12. S. Jin and A. Bestavros. Sources and characteristics of web temporal locality. In Modeling, Anal. & Simulation of Comput. & Telecomm. Syst., pp. 28-35, Aug 2000.
13. T. L. Johnson and W. W. Hwu. Run-time adaptive cache hierarchy management via reference analysis. In Intl. Symp. Computer Arch., pp. 315-326, 1997.
14. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Intl. Symp. Computer Arch., pp. 364-373, 1990.
15. M. Karlsson and E. Hagersten. Timestamp-based selective cache allocation. In Workshop on Memory Performance Issues, Jun 2001.
16. J. Kin, M. Gupta, and W. H. Mangione-Smith. Filtering memory references to increase energy efficiency. IEEE Trans. Computers, 49(1):1-15, Jan 2000.
17. G. Memik and W. H. Mangione-Smith. Increasing power efficiency of multi-core network processors through data filtering. In Intl. Conf. Compilers, Architecture, & Synthesis for Embedded Systems, pp. 108-116, 2002.
18. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer. Adaptive insertion policies for high performance caching. In Intl. Symp. Computer Arch., pp. 381-391, 2007.
19. J. A. Rivers and E. S.Davidson. Reducing conflicts in direct-mapped caches with a temporality-based design. In Intl. Conf. Parallel Processing, vol 1, pp. 154-163, 1996.
20. R. Ronen, A. Mendelson, K. Lai, S.-L. Lu, F. Pollack, and J. Shen. Coming challenges in microarchitecture and architecture. Proc. IEEE, 89(3):325-340, Mar 2001.
21. R. Rosner, A. Mendelson, and R. Ronen. Filtering techniques to improve trace-cache efficiency. In Intl. Conf. Parallel Arch. & Compilation Techn., pp. 37-48, 2001.
22. J. Sahuquillo and A. Pont. The filter cache: A run-time cache management approach. In EUROMICRO, pp. 1424-1431, 1999.
23. J. Shen and M. Lipasti. Modern Processor Design: Fundamentals of Superscalar Processors. Mcgraw-Hill, Jul 2004.
24. Standard Performance Evaluation Corporation. SPEC2000. http://www.spec.org.
25. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. CACTI 4.0. Technical Report HPL-2006-86, HP Laboratories, Palo Alto, June 2006. http://quid.hpl.hp.com:9081/ cacti/.
26. G. Tyson, M. Farrens, J. Matthews, and A. R. Pleszkun. A modified approach to data cache management. In Intl. Symp. Microarchitecture, pp. 93-103, Nov 1995.
27. N. H. E. Weste and D. Harris. CMOS VLSI Design: A Circuits and Systems Perspective. Addison Wesley, 3rd ed., 2005.