Accurate and complexity-effective spatial pattern prediction

IEEE High-Performance Computer Architecture Symposium Proceedings

Volumn 10, Issue , 2004, Pages 276-287

  Chen, Chi F ^a   Yang, Se Hyun ^a   Falsafi, Babak ^a   Moshovos, Andreas ^b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

LEAKAGE ENERGY; PROGRAM COUNTERS (PC); SPATIAL PATTERN PREDICTORS (SPP); SUPERSCALAR PROCESSORS;

CACHE MEMORY; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ENERGY DISSIPATION; LOGIC DESIGN; PATTERN RECOGNITION;

PROGRAM PROCESSORS;

EID: 2342482320     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. http://www-device.eecs.berkeley.edu/ptm/.
2. S. G. Abraham, R. A. Sugumar, D. Windheiser, B. R. Rau, and R. Gupta. Predictability of Load/Store Instruction Latencies. In Proceedings of the 26th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 26), Dec. 1993. http://www.acm.org/sigs/pubs/proceed/template.html.
3. A. Agarwal, H. Li, and K. Roy. DRG-Cache: A Data Retention Gated-Ground Cache for Low Power. In Design Automation Conference, June 2002.
4. Navid Azizi, Andreas Moshovos, Farid N. Najm. Low-leakage asymmetric-cell SRAM. In Proceedings of the 2002 International Symposium on Low Power Electronics and Design (ISLPED), pages 90-95, July 2002.
5. S. Borkar. Design Challenges of Technology Scaling. IEEE Micro, 19(4):23-29, July 1999.
6. D. Burger and T. M. Austin. The SimpleScalar Tool Set, version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
7. D. Burger, J. R. Goodman, and A. Kagi. Memory Bandwidth Limitations of Future Microprocessors. In Proceedings of the 21st Annual International Symposium on Computer Architecture, May 1994.
8. S. P. E. Corporation. SPEC CPU2000. In http://www.spec.org, 2000.
9. B. Davari, R. Dennard, and G. Shahidi. CMOS Scaling for High Performance and Low Power- the Next Ten Years. Proceedings of the IEEE, 83(4):595, June 1995.
10. C. Dubnicki and T. J. LeBlanc. Adjustable Block Size Coherence Caches. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 170-179, June 1992.
11. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy Caches: Simple Techniques for Reducing Leakage Power. In Proceedings of the 29th Annual International Symposium on Computer Architecture, May 2002.
12. A. Gonzalez, C. Aliagas, and M. Valero. A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality. In International Conference on Supercomputing, July 1995.
13. T. Johnson, M. Merten and W.-M. Hwu. Run-Time Spatial Locality Detection and Optimization. In Proceedings of the 31st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 31), 1998.
14. S. Kaxiras and J. R. Goodman. Improving CC-NUMA Performance Using Instruction-Based Prediction. In Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture, pages 161-170, Feb. 1999.
15. S. Kaxiras, Z. Hu, and M. Martonosi. Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In Proceedings of the 27th Annual International Symposium on Computer Architecture, July 2000.
16. K. Krewell. Itanium 2 Arrives with a Benchmarking Bang. In Microprocessor Report, Aug. 2002.
17. S. Kumar and C. Wilkerson. Exploiting Spatial Locality in Data Caches Using Spatial Footprints. In Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998.
18. W.-F. Lin, S. K. Reinhardt, D. Burger, and T. R. Puzak. Filtering Superfluous Prefetches Using Density Vectors. In International Conference on Computer Design, 2001.
19. S. Manne, A. Klauser, and D. Grunwald. Pipeline Gating: Speculation Control for Energy Reduction. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 132-141, June 1998.
20. D. A. Patterson and J. L. Hennessy. Computer Organization and Design: The Hardware/Software Interface. Morgan Kaufmann, 1994.
21. M. D. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-Vdd: A Circuit Technique to Reduce Leakage in Cache Memories. In Proceedings of the 2000 International Symposium on Low Power Electronics and Design (ISLPED), pages 90-95, July 2000.
22. O. Temam and Y. Jegou. Using Virtual Lines to Enhance Locality Exploitation. In International Conference on Supercomputing, July 1994.
23. A. V. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, and X. Ji. Adapting Cache Line Size to Application Behavior. In International Conference on Supercomputing, July 1999.
24. P. V. Vleet, E. Anderson, L. Brown, J.-L. Bear, and A. Karlin. Pursuing the Performance Potential of Dynamic Cache Line Sizes. In International Conference on Computer Design, Oct. 1999.
25. D. A. Wood, M. D. Hill, and R. E. Kessler. A Model for Estimating Trace-Sample Miss Ratios. In Proceedings of the 1991 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 79-89, May 1991.
26. S.-H. Yang, M. D. Powell, B. Falsafi, K. Roy, and T. N. Vijaykumar. An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. In Proceedings of the Seventh IEEE Symposium on High-Performance Computer Architecture, Jan. 2001.