Line distillation: Increasing cache capacity by filtering unused words in cache lines

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2007, Pages 250-259

  Qureshi, Moinuddin K ^a   Suleman, M Aater ^a   Patt, Yale N ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE CAPACITY; CACHE LINES; LINE DISTILLATION; LINE SIZE GRANULARITY;

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; STORAGE ALLOCATION (COMPUTER); WORD PROCESSING;

CACHE MEMORY;

EID: 34547692959     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2007.346202     Document Type: Conference Paper

References (19)

1. A. R. Alameldeen and D. A. Wood. Adaptive cache compression for high-performance processors. In ISCA-31, page 212, 2004.
2. A. R. Alameldeen and D. A. Wood. Frequent pattern compression: A significance-based compression scheme for L2 caches. Technical Report 1500, CS Dept., University of Wisconsin - Madison, 2004.
3. C. F. Chen, S.-H. Yang, B. Falsafi, and A. Moshovos. Accurate and complexity-effective spatial pattern prediction. In HPCA-10, 2004.
4. Digital Equipment Corporation, Hudson, MA. Digital Semiconductor 211 64 Alpha Microprocessor Product Brief, Mar. 1997. Technical Document EC-QP97D-TE.
5. A. Gonzalez, C. Aliagas, and M. Valero. A data cache with multiple caching strategies tuned to different types of locality. In/CS-9, 1995.
6. E. G. Hallnor and S. K. Reinhardt. A unified compressed memory hierarchy. In HPCA-11, 2005.
7. T. L. Johnson. Run-time adaptive cache management. PhD thesis, University of Illinois, Urbana, IL, May 1998.
8. T. Karkhanis and J. E. Smith. A day in the life of a data cache miss. In Second Annual Workshop on Memory Performance Issues, 2002.
9. S. Kumar and C. Wilkerson. Exploiting spatial locality in data caches using spatial footprints. In ISCA-25, pages 357-368, 1998.
10. E. Perelman et al. Using SimPoint for accurate and efficient simulation. ACM SIGMETRICS Performance Evaluation Review, 2003.
11. P. Pujara and A. Aggarwal. Increasing the cache efficiency by eliminating noise. In HPCA-12, 2006.
12. M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt. A case for MLP-aware cache replacement. In ISCA-33, 2006.
13. M. K. Qureshi, D. Thompson, T. R. Puzak, and Y N. Patt. Line distillation: A mechanism to improve cache utilization. Technical report, TR-HPS-2006-002. University of Texas, Austin, Feb. 2006.
14. A. Seznec. Decoupled sectored caches: conciliating low tag implementation cost. In ISCA-21, pages 384-393, 1994.
15. S. Somogyi et al. Spatial memory streaming. In ISCA-33, 2006.
16. A. V. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, and X. Ji. Adapting cache line size to application behavior. In ICS-13, 1999.
17. D. Weiss, J. J. Wuu, and V. Chin. The on-chip 3-mb subarray-based third-level cache on an itanium microprocessor. In IEEE journal of solid state circuits, pages 1523-1529, Nov. 2002.
18. S. J. E. Wilton et al. Cacti: an enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits, 31:677-688, May 1996.
19. J. Yang, Y Zhang, and R. Gupta. Frequent value compression in data caches. In MICRO-33, pages 258-265, 2000.