HotSpot Cache: Joint Temporal and Spatial Locality Exploitation for I-Cache Energy Reduction

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2004-January, Issue January, 2004, Pages 114-119

  Yang, Chia Lin ^a   Lee, Chien Hao ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Embedded Systems; Instruction Cache; Low Power Design

Indexed keywords

CACHE MEMORY; DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; ENERGY CONSERVATION; LOW POWER ELECTRONICS; POWER ELECTRONICS;

INSTRUCTION CACHES; INSTRUCTION FETCH; LOW-POWER DESIGN; MULTIMEDIA APPLICATIONS; PERFORMANCE DEGRADATION; POWER OPTIMIZATION; STEERING MECHANISMS; TEMPORAL AND SPATIAL;

EMBEDDED SYSTEMS;

EID: 84932139349     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2004.240812     Document Type: Conference Paper

References (16)

1. R. S. Bajwa, M. H. H. Kojima, D. Gorny, K. Nitta, A. Shridhar, K. Seki, and K. Sasaki. Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(4), December 1997.
2. N. E. Bellas, I. N. Hajj, C. D. Polychronopoulos, and G. Stamoulis. Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3), June 2000.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA), Vancouver, British Columbia, June 2000.
4. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: Simple techniques for reducing leakage power. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA), 2002.
5. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. IEEE 4th Annual Workshop on Workload Characterization, December 2001.
6. J. S. Hu, A. Nadgir, N. Vijaykrishnan, M. J. Irwin, and M. Kandemir. Exploiting program hotspots and code sequentiality for instruction cache leakage management. In Proc. of the International Symposium on Low Power Electronics and Design (ISLPED'03), Seoul, Korea, August 2003.
7. M. B. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. In Proc. of the International Symposium on Low Power Electronics and Design, 1997.
8. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: Exploiting generational behavior to reduce cache leakage power. In Proceedings of the 28th International Symposium on Computer Architecture (ISCA), Goteborg, Sweden, June 2001.
9. J. Kin, M. Gupta, and W. H. Mangione-Simith. The filter cache: An energy efficient memory structure. In Proceedings of 30th Annual International Symposium on Microarchitecture, December 1997.
10. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Media-bench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th Annual International Symposium on MicroArchitecure, December 1997.
11. L. H. Lee, W. Moyer, and J. Arends. Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In Proceedings of International Symposium on Low Power Design, pages 63-68, August 1999.
12. M. C. Merten, A. R. Trick, C. N. George, J. C. Gyllenhaal, and W. W. Hwu. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization. In Proceedings of International Symposium Computer Architecture, pages 136-147, May 1999.
13. J. Montanaro and et al. A 160-mhz, 32-b, 0.5-w cmos risc microprocessor. IEEE Journal of Solid State Circuits, 31(11):1703-1714, November 1996.
14. C.-L. Su and A. Despain. Cache design tradeoffs for power and performance optimization: A case study. In Proceedings of International Symposium on Low Power Design, April 1995.
15. W. Tang, R. Gupta, and A. Nicolau. Design of a predictive filter cache for energy savings in high performance processor architectures. In International Conference on Computer Design(ICCD), Austin, Texas, USA, 2001.
16. N. E. Bellas and I. N. Hajj and C. D. Polychronopoulos. Using Dynamic Cache Management Techniques to Reduce Energy in General Purpose Processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(6), December 2000.