Adaptive caches: Effective shaping of cache behavior to workloads

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2006, Pages 385-396

  Subramanian, Ranjith ^a   Smaragdakis, Yannis ^b   Loh, Gabriel H ^a  

^a Georgia Institute of Technology   (United States)

^b UNIVERSITY OF OREGON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; ALGORITHMS; COMPUTER HARDWARE; PROGRAM PROCESSORS;

ADAPTIVE CACHES; CACHE MANAGEMENT ALGORITHMS;

BUFFER STORAGE;

EID: 40349087546     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2006.7     Document Type: Conference Paper

References (25)

1. K. Albayraktaroglu, A. Jalell, X. Wu, M. Franklin, B. Jacob, C.-W. Tseng, and D. Yeung. BioBench: A Benchmark Suite of Bioinformatics Applications. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, pages 2-9, Austin, TX, USA, March 2005.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Micro Magazine, pages 59-67, February 2002.
3. T. M. Austin, S. E. Breach, and G. S. Sohi. Efficient Detection of All Pointer and Array Access Errors. In Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, pages 290-301, Orlando, FL, USA, June 1994.
4. F. Bodin and A. Seznec. Skewed Associativity Enhances Performance Predictability. In Proceedings of the 22nd International Symposium on Computer Architecture, Santa Margheruta Liguire, Italy, June 1995.
5. A. N. Eden and T. N. Mudge. The YAGS Branch Prediction Scheme. In Proceedings of the 31st International Symposium on Microarchitecture, pages 69-77, Dallas, TX, USA, November 1998.
6. M. Evers, P.-Y. Chang, and Y. N. Patt. Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches. In Proceedings of the 23rd International Symposium on Computer Architecture, pages 3-11, Philadelphia, PA, USA, May 1996.
7. B. Fields, S. Rubin, and R. Bodík. Focusing Processor Policies via Critical-Path Prediction. In Proceedings of the 28th International Symposium on Computer Architecture, pages 74-85, Göteborg, Sweden, June 2001.
8. A. Glew. MLP Yes! ILP No! Memory Level Parallelism, or, Why I No Longer Worry About IPC. In Proceedings of the ASPLOS Wild and Crazy Ideas Session, San Jose, CA, USA, October 1997.
9. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In Proceedings of the 4th Workshop on Workload Characterization, pages 83-94, Austin, TX, USA, December 2001.
10. E. G. Hallnor and S. K. Reinhardt. A Fully Associative Software-Managed Cache Design. In Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, Canada, June 2000.
11. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyler, and P. Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, Q1 2001.
12. R. E. Kessler, R. Jooss, A. Lebeck, and M. D. Hill. Inexpensive Implementations of Set-Associativity. In Proceedings of the 16th International Symposium on Computer Architecture, pages 131-139, Jerusalem, Israel, May 1989.
13. E. Larson, S. Chatterjee, and T. Austin. MASE: A Novel Infrastructure for Detailed Microarchitectural Modeling. In Proceedings of the 2001 International Symposium on Performance Analysis of Systems and Software, pages 1-9, Tucson, AZ, USA, November 2001.
14. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Media-Bench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems. In Proceedings of the 30th International Symposium on Microarchitecture, pages 330-335, Research Triangle Park, NC, USA, December 1997.
15. S. McFarling. Combining Branch Predictors. TN 36, Compaq Computer Corporation Western Research Laboratory, June 1993.
16. J.-K. Peir, Y. Lee, and W. W. Hsu. Capturing Dynamic Memory Reference Behavior with Adaptive Cache Technology. In Proceedings of the 8th Symposium on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, USA, October 1998.
17. E. Perelman, G. Hamerly, and B. Calder. Picking Statistically Valid and Early Simulation Points. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 244-255, New Orleans, LA, USA, September 2004.
18. M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt. A Case for MLP-Aware Cache Replacement. In Proceedings of the 33rd International Symposium on Computer Architecture, Boston, MA, June 2006.
19. M. K. Qureshi, D. Thompson, and Y. N. Patt. The V-Way Cache: Demand-Based Associativity via Global Replacement. In Proceedings of the 32nd International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
20. R. Rakvic, B. Black, D. Limaye, and J. P. Shen. Non-Vital Loads. In Proceedings of the 8th International Symposium on High Performance Computer Architecture, pages 165-174, May 2002.
21. A. Seznec. A Case for Two-way Skewed-Associative Caches. In Proceedings of the 20th International Symposium on Computer Architecture, San Diego, CA, USA, May 1993.
22. Y. Smaragdakis. General Adaptive Replacement Policies. In International Symposium on Memory Management, pages 108-119, Oct. 2004.
23. E. Speight, H. Shafi, L. Zhang, and R. Rajamony. Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors. In Proceedings of the 32nd International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
24. K. Wang and M. Franklin. Highly Accurate Data Value Prediction Using Hybrid Predictors. In Proceedings of the 30th International Symposium on Microarchitecture, pages 281-290, 1997.
25. A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. Speculation Techniques for Improving Load Related Instruction Scheduling. In Proceedings of the 26th International Symposium on Computer Architecture, pages 42-53, Atlanta, GA, USA, June 1999.