Architectural support for enhanced SMT job scheduling

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2004, Pages 63-73

  Settle, Alex ^a   Kihm, Joshua ^a   Janiszewski, Andrew ^a   Connors, Dan ^a  

^a UCB 450   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE ACTIVITY; CACHE CONTENTION; INTRA-THREAD CONFLICTS; SIMULTANEOUS MULTITHREADING (SMT);

ALGORITHMS; BUFFER STORAGE; COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; MATHEMATICAL MODELS;

PARALLEL PROCESSING SYSTEMS;

EID: 10444263677     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (24)

1. T. Aamodt, P. Marcuello, P. Chow, P. Hammarlund, and H. Wang. Prescient instruction prefetch. In Proc. of the 6th Workshop on Multithreaded Execution, Architecture and Compilation, pages 2-10, November 2002.
2. P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. W. Hwu. IMPACT: An architectural framework for multiple-instruction-issue processors. In Proceedings of the 18th International Symposium on Computer Architecture, pages 266-275, May 1991.
3. S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Tullsen. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 17(5): 12-26, / 1997.
4. S. Hily and A. Seznec. Contention on 2nd level cache may limit the effectiveness of simultaneous multithreading. Technical Report PI-1086, IRISA, 1997.
5. S. Hily and A. Seznec. Standard memory hierarchy does not fit simultaneous multithreading. In in Proc. of the Workshop on Multithreaded Execution Architecture and Compilation (with HPCA-4), 1998.
6. Intel Corporation. Special issue on intel hyperthreading in pentium-4 processors. Intel Technology Journal, 1(1), January 2002.
7. J. Kihm and D. Connors. Implementation of fine-grained cache monitoring for improved smt scheduling. In Proceedings of The 22nd International Conference on Computer Design, 2004.
8. J. Kihm, A. Janiszewski, and D. Connors. Predictable fine-grained cache behavior for enhanced simultaneous multithreading (smt) scheduling. In Proceedings of International Conference on Computing, Communications and Control Technologies, 2004.
9. V. Krishnan and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading. IEEE Transactions on Computers, 48(9): 866-880, 1999.
10. R. Kumar and D. Tullsen. Compiling for instruction cache performance on a multithreaded architecture. In Proceedings of the 35th International Symposium on Microarchitecture, November 2002.
11. J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy, and S. S. Parekh. An analysis of database workload performance on simultaneous multithreaded processors. In ISCA, pages 39-50, 1998.
12. J. L. Lo, S. J. Eggers, H. M. Levy, S. S. Parekh, and D. M. Tullsen. Tuning compiler optimizations for simultaneous multithreading. In Proceedings of the 30th International Symposium on Microarchitecture, pages 114-124, December 1997.
13. J. L. Lo, J. S. Emer, H. M. Levy, R. L. Stamm, and D. M. Tullsen. Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading. ACM Transactions on Computer Systems, 15(3):322-354, 1997.
14. N. Mitchell, L. Carter, J. Ferrante, and D. Tullsen. Up versus tip on smt. Supercomputing, November 1999.
15. S. Parekh, S. Eggers, and H. Levy. Thread-sensitive scheduling for smt processors. Technical report, University of Wahington, Seattle, WA, May 2000.
16. J. Redstone, S. J. Eggers, and H. M. Levy. An analysis of operating system behavior on a simultaneous multithreaded architecture. In Architectural Support for Programming Languages and Operating Systems, pages 245-256, 2000.
17. T. Sherwood and B. Calder. The time varying behavior of programs. Technical Report UCSD-CS99-630, University of California at San Diego, 1999.
18. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In In Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
19. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Architectural Support for Programming Languages and Operating Systems, pages 234-244, 2000.
20. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In HPCA, pages 117-, 2002.
21. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 23rd annual International Symposium on Computer Architecture, pages 191-202, 1996.
22. D. M. Tullsen, J. L. Lo, S. J. Eggers, and H. M. Levy. Supporting fine-grained synchronization on a simultaneous multithreading processor. In International Symposium on Architectural Support for Programming Languages and Operating Systems, pages 54-58, 2000.
23. D. M. Tulsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, June 1995.
24. M. VanBeisbrouk, T. Sherwood, and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. In Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software, 2004.