-
1
-
-
33646552864
-
The tera computer system
-
R. Alverson, D. Callhan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera Computer System. In Proc. of the 1990 Intl. Conf. on Supercomputing, 1990.
-
Proc. of the 1990 Intl. Conf. on Supercomputing, 1990
-
-
Alverson, R.1
Callhan, D.2
Cummings, D.3
Koblenz, B.4
Porterfield, A.5
Smith, B.6
-
3
-
-
4243714510
-
Graph partitioning algorithms for distributing workloads of parallel computations
-
Technical Report UW-CSE-98-10-03, Univ. of Washington, Oct
-
B. L. Chamberlain. Graph Partitioning Algorithms for Distributing Workloads of Parallel Computations. Technical Report UW-CSE-98-10-03, Univ. of Washington, Oct. 1998.
-
(1998)
-
-
Chamberlain, B.L.1
-
5
-
-
85013594012
-
-
CNP810SP[tm] Network Services Processor: Key Feature Summary
-
CNP810SP[tm] Network Services Processor: Key Feature Summary. http://www.clearwaternetworks.com/product_summary-snp8101.html
-
-
-
-
6
-
-
0017925569
-
On a real-time scheduling problem
-
S. K. Dhall and C. L. Liu. On a Real-Time Scheduling Problem. In Operations Research Vol. 26, pp. 127-140, 1978.
-
(1978)
Operations Research
, vol.26
, pp. 127-140
-
-
Dhall, S.K.1
Liu, C.L.2
-
9
-
-
0036470602
-
RSIM: Simulating shared-memory multiprocessors with ILP processors
-
February
-
C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. IEEE Computer, February 2002.
-
(2002)
IEEE Computer
-
-
Hughes, C.J.1
Pai, V.S.2
Ranganathan, P.3
Adve, S.V.4
-
10
-
-
85013618423
-
Supplemental data for "Soft real-time scheduling on simultaneous multithreaded processors"
-
R. Jain, C. J. HUghes, and S. V. Adve. Supplemental Data for "Soft Real-Time Scheduling on Simultaneous Multithreaded Processors". URL: http://www.cs.uiuc.edu/rsim/Pubs/rtss02-supplement.ps
-
-
-
Jain, R.1
Hughes, C.J.2
Adve, S.V.3
-
11
-
-
79958185679
-
Comparing power consumption of an SMT and a CMP DSP for mobile phone workloads
-
S. Kaxiras, G. Narlikar, A. D. Berenbaum, and Z. Hu. Comparing Power Consumption of an SMT and a CMP DSP for Mobile Phone Workloads. In Proc. of the Intl. Conf. on Compilers, Arch. and Synthesis for Embedded Systems, 2001.
-
Proc. of the Intl. Conf. on Compilers, Arch. and Synthesis for Embedded Systems, 2001
-
-
Kaxiras, S.1
Narlikar, G.2
Berenbaum, A.D.3
Hu, Z.4
-
12
-
-
84953260150
-
Real-time scheduling on multithreaded processors
-
J. Kreuzinger, A. Schulz, M. Pfeffer, T. Ungerer, U. Brinkschulte, and C. Krakowski. Real-Time Scheduling on Multithreaded Processors. In Proc. of the 7th Intl. Conf. on Real-Time Systems and Applications, 2000.
-
Proc. of the 7th Intl. Conf. on Real-Time Systems and Applications, 2000
-
-
Kreuzinger, J.1
Schulz, A.2
Pfeffer, M.3
Ungerer, T.4
Brinkschulte, U.5
Krakowski, C.6
-
14
-
-
84974687699
-
Scheduling algorithms for multiprogramming in a hard-real-time environment
-
C. Liu and J. W. Layland. Scheduling Algorithms for Multiprogramming in A Hard-Real-Time Environment. In Journal of the ACM 20(1):46-61, 1973.
-
(1973)
Journal of the ACM
, vol.20
, Issue.1
, pp. 46-61
-
-
Liu, C.1
Layland, J.W.2
-
15
-
-
0013315681
-
Fixed-priority scheduling of periodic tasks on multiprocessor systems
-
Technical Report 95-16, Dept. of Comp. Sicence, Univ. of Virginia, March
-
Y. Oh and S. H. Son. Fixed-Priority Scheduling of Periodic Tasks on Multiprocessor Systems. Technical Report 95-16, Dept. of Comp. Sicence, Univ. of Virginia, March 1995.
-
(1995)
-
-
Oh, Y.1
Son, S.H.2
-
16
-
-
0013229812
-
Thread-sensitive scheduling for SMT processors
-
Technical Report, Dept. of Comp. Science and Eng., Univ. of Washington
-
S. Parekh, S. Eggers, and H. Levy. Thread-Sensitive Scheduling for SMT Processors. Technical Report, Dept. of Comp. Science and Eng., Univ. of Washington, 2000.
-
(2000)
-
-
Parekh, S.1
Eggers, S.2
Levy, H.3
-
19
-
-
0037206559
-
Deadline-based scheduling of periodic task systems on multiprocessors
-
October
-
A. Srinivasan and S. Baruah. Deadline-based Scheduling of Periodic Task Systems on Multiprocessors. Information Processing Letters, October 2002.
-
(2002)
Information Processing Letters
-
-
Srinivasan, A.1
Baruah, S.2
-
20
-
-
0029666641
-
Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor
-
D. Tullsen et al. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proc. of the 23th Intl. Symp. on Computer Architecture, 1996.
-
Proc. of the 23th Intl. Symp. on Computer Architecture, 1996
-
-
Tullsen, D.1
|