Compatible phase co-scheduling on a CMP of multi-threaded processors

20th International Parallel and Distributed Processing Symposium, IPDPS 2006

Volumn 2006, Issue , 2006, Pages

  El Moursy, Ali ^a   Garg, Rajeev ^a   Albonesi, David H ^b   Dwarkadas, Sandhya ^a  

^a UNIVERSITY OF ROCHESTER   (United States)

^b Department of Obstetrics Gynecology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; MICROPROCESSOR CHIPS; SCHEDULING; SERVERS; THROUGHPUT;

IN-FLIGHT INSTRUCTION METRICS; MULTIPLE INDEPENDENT THREADS; PHASE CO-SCHEDULING POLICIES; SIMULTANEOUS MULTI-THREADED (SMT) CORES;

MULTIPROCESSING SYSTEMS;

EID: 33847095957     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2006.1639376     Document Type: Conference Paper

References (21)

1. D. Burger and T. Austin. The Simplescalar toolset, version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison, June 1997.
2. F. J. Cazorla, A. Ramirez, M. Valero, and E. Fernández. Dynamically Controlled Resource Allocation in SMT Processors. In Proceedings of the 37th International Symposium on Microarchitecture, pages 171-182, December 2005.
3. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 340-351, February 2005.
4. A. El-Moursy and D. H. Albonesi. Front-End Policies for Improved Issue Efficiency in SMT Processors. In Proceedings of the 9th International Symposium on High Performance Computer Architecture, pages 31-40, February 2003.
5. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance Of Multithreaded Chip Multiprocessors And Implications For Operating System Design. In Proceedings of USENIX 2005 Annual Technical Conference, pages 395-398, June 2005.
6. Intel Corporation. IA-32 Intel Architecture Optimization: Reference Manual, http://www.intel.com/design/pentium4/manuals, 2004.
7. R. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 19(2):24-36, March/April 1999.
8. J. L. Kihm and D. A. Connors. Implementation of Fine-Grained Cache Monitoring for Improved SMT Scheduling. In Proceedings of the 22nd IEEE International Conference on Computer Design, pages 326-331, October 2004.
9. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-Way Multithreaded Spare Processor. IEEE Micro, 25(2):21-29, March 2005.
10. D. Koufaty and D. T. Marr. Hyperthreading Technology in the Netburst Microarchitecture. IEEE Micro, 23(2):56-65, March 2003.
11. K. Luo, J. Gummaraju, and M. Franklin. Balancing Thoughput and Fairness in SMT Processors. In International Symposium on Performance Analysis of Systems and Software, pages 164-171, January 2001.
12. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton. Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal, 6(1):4-15, February 2002.
13. C. McNairy and R. Bhatia. Montecito: A Dual-Core, Dual-Thread Itanium Processor. IEEE Micro, 25(2):10-20, March 2005.
14. R. Merritt. IBM Weaves Multithreading into Power5. EE Times, 2003.
15. S. Parekh, S. Eggers, and H. Levy. Thread-Sensitive Scheduling for SMT Processors. Technical report, University of Washington, 2000.
16. S. Raasch and S. Reinhardt. The Impact of Resource Partitioning on SMT Processors. In Proceedings of the 12th International Conference of Parallel Architectures and Compilation Techniques, pages 15-26, September 2003.
17. A. Settle, J. L. Kihm, A. Janiszewski, and D. A. Connors. Architectural Support for Enhanced SMT Job Scheduling. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pages 63-73, October 2004.
18. A. Snavely and D. M. Tullsen. Explorations in Symbiosis on Two Multithreaded Architectures. In Proceedings of the Workshop on Multithreaded Execution, Architecture, and Compilation, January 1999.
19. A. Snavely and D. M. Tullsen. Symbiotic Job Scheduling for a Simultaneous Multithreading Architecture. In Proceedings of the 9th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 234-244, November 2000.
20. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic Job Scheduling with Priorities for a Simultaneous Multithreading Processor. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems, June 2002.
21. D. Tullsen, S. Eggers, H. Levy, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proceedings of the 23rd Annual International Symposium on Computer Architecture, pages 191-202, May 1996.