COMPASS: A programmable data prefetcher using idle GPU shaders

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2010, Pages 297-309

  Woo, Dong Hyuk ^a   Lee, Hsien Hsin S ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Compute shader; GPU; Prefetch

Indexed keywords

ARCHITECTURAL SUPPORT; DATA-LEVEL PARALLELISM; DATA-PREFETCHING; EMERGING TRENDS; FORM FACTORS; FUTURE APPLICATIONS; GRAPHICS ACCELERATORS; GRAPHICS PROCESSING UNIT; INTEGRATED SYSTEMS; MEMORY CONTROLLER; MEMORY PERFORMANCE; PREFETCHES; PROCESSOR CORES; PROGRAMMABILITY; RUNTIMES; SCIENTIFIC COMPUTING; SIMULATION RESULT; SINGLE-THREADED; SYSTEM ON CHIPS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; APPROXIMATION THEORY; COMPUTER OPERATING SYSTEMS; COST REDUCTION; INTEGRATED OPTICS; LINGUISTICS; PROGRAM PROCESSORS;

COMPUTER GRAPHICS EQUIPMENT;

EID: 77952040409     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1736020.1736054     Document Type: Conference Paper

References (40)

1. Advanced Micro Devices Inc. R700-Family Instruction Set Architecture, March 2009. http://developer.amd.com/gpu-assets/R700-Family-Instruction-Set- Architecture.pdf.
2. M. Annavaram, J. Patel, and E. Davidson. Data Prefetching by Dependence Graph Precomputation. In Proceedings of the International Symposium on Computer Architecture, 2001.
3. D. Callahan, K. Kennedy, and A. Porterfield. Software Prefetching. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, 1991.
4. T.-F. Chen and J.-L. Baer. Reducing Memory Latency via Nonblocking and Prefetching Caches. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, 1992.
5. W. Y. Chen, S. A. Mahlke, P. P. Chang, and W.-m. W. Hwu. Data Access Microarchitectures for Superscalar Processors with Compiler-Assisted Data Prefetching. In Proceedings of the International Symposium on Microarchitecture, 1991.
6. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery, and J. Shen. Speculative Precomputation: Long-range Prefetching of Delinquent Loads. In Proceedings of the International Symposium on Computer Architecture, 2001.
7. R. Cooksey, S. Jourdan, and D. Grunwald. A Stateless, Content-Directed Data Prefetching Mechanism. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
8. M. Dimitrov and H. Zhou. Combining Local and Global History for High Performance Data Prefetching. In The Journal of Instruction-Level Parallelism Data Prefetching Championship, 2009.
9. J. Dundas and T. Mudge. Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss. In Proceedings of the International Conference on Supercomputing, 1997.
10. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of Multithreaded Chip Multiprocessors and Implications for Operating System Design. In Proceedings of the annual conference on USENIX Annual Technical Conference, 2005.
11. A. Fedorova, M. Seltzer, and M. Smith. Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2007.
12. W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt. Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow. In Proceedings of the International Symposium on Microarchitecture, 2007.
13. I. Ganusov and M. Burtscher. Efficient Emulation of Hardware Prefetchers via Event-Driven Helper Threading. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2006.
14. L. Hammond, M. Willey, and K. Olukotun. Data Speculation Support for a Chip Multiprocessor. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, 1998.
15. Z. Hu, S. Kaxiras, and M. Martonosi. Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior. In Proceedings of the International Symposium on Computer Architecture, 2002.
16. R. Huddy. ATI Radeond™ HD 2000 SeriesTechnology Overview. In AMD Technical Day, The Develop Conference & Expo, 2007.
17. Intel Corporation. Optimizing Application Performance on Intel® Core™ Microarchitecture Using Hardware-Implemented Prefetchers, http://software.intel.com/en-us/articles/optimizingapplication-performance-on- intel-coret-microarchitecture-usinghardware-implemented-prefetchers, September 2008.
18. Intel Corporation. Intel® Core™ i7-900 Desktop Processor Extreme Edition Series and Intel® Core™ i7-900 Desktop Processor Series, October 2009.
19. D. Joseph and D. Grunwald. Prefetching using Markov Predictors. In Proceedings of the International Symposium on Computer Architecture, 1997.
20. G. B. Kandiraju and A. Sivasubramaniam. Going the Distance for TLB Prefetching: An Application-driven Study. In Proceedings of the International Symposium on Computer Architecture, 2002.
21. R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn. Using OS Observations to Improve Performance in Multicore Systems. IEEE Micro, 28(3):54.66, 2008.
22. S. S. Liao, P. H. Wang, H. Wang, G. Hoflehner, D. Lavery, and J. P. Shen. Post-Pass Binary Adaptation for Software-Based Speculative Precomputation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 2002.
23. W. Lin, S. Reinhardt, and D. Burger. Reducing DRAM Latencies with an Integrated Memory Hierarchy Design. In Proceedings of the International Symposium on High Performance Computer Architecture, 2001.
24. D. Luebke, M. Harris, J. Krüger, T. Purcell, N. Govindaraju, I. Buck, C. Woolley, and A. Lefohn. GPGPU: General Purpose Computation on Graphics Hardware. In Proceedings of the conference on SIGGRAPH 2004 course notes, 2004.
25. C.-K. Luk. Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors. In Proceedings of the International Symposium on Computer Architecture, 2001.
26. M. Mantor. Radeon R600, a 2nd Generation Unified Shader Architecture. In Proceedings of the 19th Hot Chips Conference, August, 2007.
27. M. Mantor. Entering the Golden Age of Heterogeneous Computing. In Performance Enhancement on Emerging Parallel Processing Platforms, 2008.
28. C. Moore. The Role of Accelerated Computing in the Multi-core Era. In Workshop on Manycore and Multicore Computing: Architectures, Applications And Directions, 2007.
29. O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt. Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors. In Proceedings of the International Symposium on High Performance Computer Architecture, 2003.
30. K. Nesbit and J. Smith. Data Cache Prefetching Using a Global History Buffer. In Proceedings of the International Symposium on High Performance Computer Architecture, 2004.
31. D. G. Perez, G. Mouchard, and O. Temam. MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms. In Proceedings of the International Symposium on Microarchitecture, 2004.
32. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural Support for Operating System-Driven CMP Cache Management. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2006.
33. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator, January 2005. http://sesc.sourceforge.net.
34. N. Rubin. Issues And Challenges In Compiling for Graphics Processors (Keynote speech). In Proceedings of the International Symposium on Code Generation and Optimization, 2008.
35. A. Sharif and H.-H. S. Lee. Data Prefetching Mechanism by Exploiting Global and Local Access Patterns. In The Journal of Instruction-Level Parallelism Data Prefetching Championship, 2009.
36. S. L. Smith. Intel Roadmap Overview. In Intel Developer Forum, 2008.
37. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar Processors. In Proceedings of the International Symposium on Computer Architecture, 1995.
38. Y. Solihin, J. Lee, and J. Torrellas. Using a User-Level Memory Thread for Correlation Prefetching. In Proceedings of the International Symposium on Computer Architecture, 2002.
39. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 System Microarchitecture. IBM Technical White Paper, October 2001.
40. N. Tuck and D. Tullsen. Initial Observations of the Simultaneous Multithreading Pentium 4 Processor. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2003.