Data cache prefetching using a global history buffer

IEEE High-Performance Computer Architecture Symposium Proceedings

Volumn 10, Issue , 2004, Pages 96-105

  Nesbit, Kyle J ^a   Smith, James E ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MISS; GLOBAL HISTORY BUFFER (GHB); PREFETCHING;

BENCHMARKING; CACHE MEMORY; CLOCKS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; CORRELATION METHODS;

MICROPROCESSOR CHIPS;

EID: 2342644731     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. D. Burger and T. Austin. The SimpleScalar Toolset, Version 3.0. http://www.simplescalar.org.
2. J. F. Cantin and M. D. Hill. Cache Performance for Selected SPEC CPU2000 Benchmarks. October 2001. http://www.cs.wisc.edu/multifacet/misc/ spec2000cachedata/
3. M. J. Charney and T. R. Puzak, Prefetching and memorysystem behavior of the SPEC95 benchmark suite, IBM Journal of Research and Development, 31(3), 1997.
4. T. Chen and J. Baer. Effective hardware based data prefetching for high-performance processors. IEEE Transactions on Computer Systems, 44(5):609-623, May 1995.
5. J. W. C. Fu and J. H. Patel. Stride directed prefetching in scalar processors. In Proceedings of the 25th International Symposium on Microarchitecture, 1992.
6. D. Joseph and D. Grunwald. Prefetching Using Markov Predictors. IEEE Transactions on Computer Systems, 48(2):121-133, 1999.
7. th Annual International Symposium on High Performance Computer Architecture, 2003.
8. th International Symposium on Computer Architecture, Seattle, WA, 1990.
9. G. B. Kandiraju and A. Sivasubramaniam. Going the Distance for TLB Prefetching: An Application-driven Study. In Proceeding of the 29th Annual International Symposium on Computer Architecture, May 2002.
10. S. Kim, A. Veidenbaum, Stride-directed Prefetching for Secondary Caches, In 1997 International Conference on Parallel Processing, 1997.
11. th Annual International Symposium on Computer Architecture, July 2001.
12. st Annual International Symposium on Computer Architecture, May 1994.
13. A.J. Smith, Sequential Program Prefetching in Memory Hierarchies, IEEE Transactions on Computers., Vol. 11, No. 12, pp.7-21, Dec. 1978.
14. th Annual International Symposium on Computer Architecture, May 2002.
15. J. M. Tendier, S. Dodson, S. Fields, H. Le, and B. Sinharoy, POWER4 System Microarchitecture, IBM Technical White Paper, 2001.
16. S. VanderWiel and D. Lilja. Data prefetch mechanisms. ACM Computing Surveys, 32(2):174-199, June 1999.
17. th Annual International Symposium on Computer Architecture, June 2003.