Going the distance for TLB prefetching: An application-driven study

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2002, Pages 195-206

  Kandiraju, Gokul B ^a   Sivasubramaniam, Anand ^a  

^a The Pennsylvania State University   (United States)

Author keywords

Application driven Study; Memory Hierarchy; Prefetching; Simulation; Translation Lookaside Buffer

Indexed keywords

COMPUTER SIMULATION; HIERARCHICAL SYSTEMS; MARKOV PROCESSES; PROGRAM PROCESSORS; SENSITIVITY ANALYSIS;

DISTANCE PREFETCHING (DP);

CACHE MEMORY;

EID: 0036287598     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. The interaction of architecture and operating system design
2. Software prefetching and caching for translation lookaside buffers
3. A simulation based study of TLB performance
4. Effective hardware based data prefetching for high-performance processors
5. Performance of the VAX-11/780 translation buffers: Simulation and measurement
6. Shade: A fast instruction-set simulator for execution profiling
7. Fixed and adaptive sequential prefetching in shared memory multiprocessors
8. Stride directed prefetching in scalar processors
9. Architectural support for translation table management in large address space machines
10. A look at several memory management units, TLB-refill mechanisms, and page table organizations
11. Prefetching using markov predictors
12. Improving direct-mapped cache performance by addition of a small fully associative cache and prefetch buffers
13. Characterizing the d-TLB behavior of SPEC CPU2000 benchmarks
14. Neighborhood prefetching on multiprocessots using instruction history
15. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems
16. Design tradeoffs for software managed TLBs
17. A software-controlled prefetching mechanism for software-managed TLBs
18. Using the SimOS machine simulator to study complex computer systems
19. Recency-based TLB preloading
20. Increasing TLB reach using superpages backed by shadow memory
21. Data prefetch mechanisms