Efficient emulation of hardware prefetchers via event-driven helper threading

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2006, Issue , 2006, Pages 144-153

  Ganusov, Ilya ^a   Burtscher, Martin ^a  

^a Cornell University ^*  (United States)

Author keywords

Helper threading; Multi core architectures; Prefetching

Indexed keywords

HELPER THREADING; MULTI CORE ARCHITECTURES; PREFETCHING; THROUGHPUT ORIENTED COMPUTING;

BENCHMARKING; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; COMPUTER PROGRAMMING; THROUGHPUT;

COMPUTER ARCHITECTURE;

EID: 34247120722     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1152154.1152178     Document Type: Conference Paper

References (26)

1. J. D. Collins, D. M. Tullsen, H. Wang, and J. P. Shen. Dynamic speculative precomputation. In Proc. 34th Intl. Symp. on Microarchitecture, 2001.
2. R. Cooksey, S. Jourdan, and D. Grunwald. A stateless, content-directed data prefetching mechanism. In Proc. 10th Intl. Conf. on Architectural support for programming languages and operating systems, 2002.
3. J. W. C. Fu, J. H. Patel, and B. L. Janssens. Stride directed prefetching in scalar processors. In Proc. 25th Intl. Symp. on Microarchitecture, 1992.
4. I. Ganusov and M. Burtscher. Future execution: A hardware prefetching technique for chip multiprocessors. In Proc. 14th Intl. Conf. on Parallel Architectures and Compilation Techniques, 2005.
5. B. Goeman, H. Vandierendonck, and K. de Bosschere. Differential fcm: Increasing value prediction accuracy by improving table usage efficiency. In Proc. 7th Intl. Symp. on High-Performance Computer Architecture, 2001.
6. http://www.spec.org/osg/cpu2000/.
7. D. Joseph and D. Grunwald. Prefetching using markov predictors. In Proc. 24th Intl. Symp. on Computer architecture, 1997.
8. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proc. 17th Intl. Symp. on Computer Architecture, 1990.
9. G. B. Kandiraju and A. Sivasubramaniam. Going the distance for tlb prefetching: an application-driven study. In Proc. 29th Intl. Symp. on Computer Architecture, 2002.
10. E. Larson, S. Chatterjee, and T. Austin. Mase: a novel infrastructure for detailed microarchitectural modeling. In Proc. Second Intl. Symp. on Performance Analysis of Systems and Software, 2001.
11. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value locality and load value prediction. In Proc. 7th Intl. Conf. on Architectural support for programming languages and operating systems, 1996.
12. C.-K. Luk. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. In Proc. 28th Intl. Symp. on Computer architecture, 2001.
13. C.-K. Luk and T. C. Mowry. Compiler-based prefetching for recursive data structures. In Proc. Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 1996.
14. A. Moshovos, D. N. Pnevmatikatos, and A. Baniasadi. Slice-processors: an implementation of operation-based prediction. In Proc. 15th Intl. Conf. on Supercomputing, 2001.
15. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In Proc. Ninth Intl. Symp. on High-Performance Computer Architecture, 2003.
16. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. In Proc. 10th Intl. Symp. on High Performance Computer Architecture, pages 96-106, 2004.
17. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. In Proc. 21st Intl. Symp. on Computer architecture, 1994.
18. J. Rattner. Multi-core to the masses. In Proc. 14th Intl. Conf. on Parallel Architectures and Compilation Techniques, 2005.
19. A. Roth and G. S. Sohi. Speculative data-driven multithreading. In Proc. 7th Intl. Symp. on High-Performance Computer Architecture, 2001.
20. Y. Sazeides and J. E. Smith. The predictability of data values. In Proc. 30th Intl. Symp. on Microarchitecture, 1997.
21. P. Shivakumar and N. P. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. Tech. report WRL-2001-2, Compaq Western Research Laboratory, December 2001.
22. Y. Solihin, J. Lee, and J. Torrellas. Using a user-level memory thread for correlation prefetching. In Proc. 29th Intl. Symp. on Computer architecture, 2002.
23. S. T. Srinivasan, H. Akkary, T. Holman, and K. Lai. A minimal dual-core speculative multi-threading architecture. In Proc. Intl. Conf. on Computer Design, 2004.
24. P. H. Wang, J. D. Collins, H. Wang, D. Kim, B. Greene, K.-M. Chan, A. B. Yunus, T. Sych, S. F. Moore, and J. P. Shen. Helper threads via. virtual multithreading. IEEE Micro, 24(6), 2004.
25. C. Zhang and S. A. McKee. Hardware-only stream prefetching and dynamic access ordering. In Proc. 14th Intl. Conf. on Supercomputing, 2000.
26. H. Zhou. Dual-core execution: Building a highly scalable single-thread instruction window. In Proc. 14th Intl. Conf. on Parallel Architectures and Compilation Techniques, 2005.