Timekeeping in the memory system: Predicting and optimizing memory behaviour

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2002, Pages 209-220

  Hu, Zhigang ^a   Kaxiras, Stefanos ^a   Martonosi, Margaret ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HIERARCHICAL SYSTEMS; MARKOV PROCESSES; MATHEMATICAL MODELS; OPTIMIZATION; PROGRAM PROCESSORS;

MEMORY HIERARCHIES;

CACHE MEMORY;

EID: 0036290538     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. The simplescalar tool set, version 2.0
2. Hardware identification of cache conflict misses
3. Evaluating associativity in CPU caches
4. The filter cache: An energy efficient memory structure
5. Prefetching using Markov predictors
6. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
7. Cache decay: Exploiting generational behaviour to reduce cache leakage power
8. Dead-block prediction and dead-block correlating prefetchers
9. Modeling live and dead lines in cache memory systems
10. Design and evaluation of a compiler algorithm for prefetching
11. Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories
12. Data prefetching on the HP PA-8000
13. Cache memories
14. Locality vs. criticality
15. Load latency tolerance in dynamically scheduled processors
16. Cache designs for energy efficiency
17. Active management of data caches by exploiting reuse information
18. A model for estimating trace-sample miss ratios