Scratchpad allocation for concurrent embedded software

ACM Transactions on Programming Languages and Systems

Volumn 32, Issue 4, 2010, Pages

  Suhendra, Vivy ^a   Roychoudhury, Abhik ^b   Mitra, Tulika ^b  

^a INSTITUTE FOR INFOCOMM RESEARCH   (Singapore)

^b NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Compiler controlled memories; Message sequence chart; Multicore architectures; Scratchpad memory; UML sequence diagram; Worst case response time

Indexed keywords

MESSAGE SEQUENCE CHARTS; MULTICORE ARCHITECTURES; SCRATCH PAD MEMORY; UML SEQUENCE DIAGRAMS; WORST CASE RESPONSE TIME;

EMBEDDED SYSTEMS; FLOWCHARTING; PROGRAM COMPILERS; REMOTELY OPERATED VEHICLES; RESPONSE TIME (COMPUTER SYSTEMS); SOFTWARE ARCHITECTURE; UNMANNED AERIAL VEHICLES (UAV);

EMBEDDED SOFTWARE;

EID: 77951490831     PISSN: 01640925     EISSN: 15584593     Source Type: Journal    
DOI: 10.1145/1734206.1734210     Document Type: Article

References (46)

1. ALUR, R. AND YANNAKAKIS, M. 1999. Model checking message sequence charts. In Proceedings of the 10th International Conference on Concurrency Theory (CONCUR), J. C. Baeten and S. Mauw, Eds. Springer. 114-129.
2. ANGIOLINI, F., MENICHELLI, F., FERRERO, A., BENINI, L., AND OLIVIERI, M. 2004. A post-compiler approach to scratchpad mapping of code. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES). ACM, New York, 259-267. (Pubitemid 41802789)
3. AUSTIN, T., LARSON, E., AND ERNST, D. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Comput. 35, 2, 59-67. (Pubitemid 34149438)
4. AVISSAR, O., BARUA, R., AND STEWART, D. 2002. An optimal memory allocation scheme for scratchpad-based embedded systems. ACM Trans. Embed. Comput. Syst. 1, 1, 6-26.
5. BANAKAR, R., STEINKE, S., LEE, B.-S., BALAKRISHNAN, M., AND MARWEDEL, P. 2002. Scratchpad memory: Design alternative for cache on-chip memory in embedded systems. In Proceedings of the 10th International Symposium on Hardware/Software Codesign (CODES). ACM, New York, 73-78. (Pubitemid 35023413)
6. CPLEX. 2002. The ILOG CPLEX Optimizer v7.5. Commercial software, http://www.ilog.com.
7. DEVERGE, J.-F. AND PUAUT, I. 2007. WCET-Directed dynamic scratchpad memory allocation of data. In Proceedings of the 19th Euromicro Conference on Real-Time Systems (ECRTS). IEEE Computer Society, 179-190. (Pubitemid 47591698)
8. DOMINGUEZ, A., UDAYAKUMARAN, S., AND BARUA, R. 2005. Heap data allocation to scratch-pad memory in embedded systems. J. Embed. Comput. 1, 4, 521-540.
9. EGGER, B., KIM, C., JANG, C., NAM, Y., LEE, J., AND MIN, S. L. 2006. A dynamic code placement technique for scratchpad memory using postpass optimization. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). ACM, New York, 223-233. (Pubitemid 47113110)
10. EGGER, B., LEE, J., AND SHIN, H. 2008. Dynamic scratchpad memory management for code in portable systems with an MMU. ACM Trans. Embed. Comput. Syst. 7, 2, 1-38. (Pubitemid 351357206)
11. EUROPEAN SPACE AGENCY. 2008. DEBIE - First standard space debris monitoring instrument. http://gate.etamax.de/edid/publicaccess/debie1.php.
12. FALK, H. AND VERMA, M. 2004. Combined data partitioning and loop nest splitting for energy consumption minimization. In Proceedings of the 8th International Workshop on Software and Compilers for Embedded Systems (SCOPES), H. Schepers, Ed. Springer. 137-151.
13. HAREL, D. AND THIAGARAJAN, P. S. 2003. Message sequence charts. In UML for Real: Design of Embedded Real-time Systems. 77-105.
14. ISSENIN, I., BROCKMEYER, E., DURINCK, B., AND DUTT, N. 2006. Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies. In Proceedings of the 43rd Design Automation Conference (DAC). ACM, New York, 49-52.
15. ITU-T. 1996. Recommendation Z.120: Message Sequence Chart (MSC). ITU-T, Geneva.
16. JANAPSATYA, A., IGNJATOVIC, A., AND PARAMESWARAN, S. 2006. A novel instruction scratchpad memory optimization method based on concomitance metric. In Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC). IEEE Press, 612-617.
17. KANDEMIR, M. 2007. Data locality enhancement for CMPs. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). IEEE Press, 155-159.
18. KANDEMIR, M., KADAYIF, I., AND SEZER, U. 2001. Exploiting scratch-pad memory using presburger formulas. In Proceedings of the 14th International Symposium on Systems Synthesis (ISSS). ACM, New York, 7-12.
19. KANDEMIR, M., OZTURK, O., AND KARAKOY, M. 2004a. Dynamic on-chip memory management for chip multiprocessors. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES). ACM, New York, 14-23.
20. KANDEMIR, M., RAMANUJAM, J., AND CHOUDHARY, A. 2002. Exploiting shared scratch pad memory space in embedded multiprocessor systems. In Proceedings of the 39th Design Automation Conference (DAC). ACM, New York, 219-224.
21. KANDEMIR, M., RAMANUJAM, J., IRWIN, M. J., VIJAYKRISHNAN, N., KADAYIF, I., AND PARIKH, A. 2004b. A compiler based approach for dynamically managing scratch-pad memories in embedded systems. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 23, 2, 243-260.
22. LEE, C.-G.,HAHN, J., SEO, Y.-M.,MIN, S. L.,HA, R.,HONG, S., PARK, C. Y., LEE, M., AND KIM, C. S. 1998. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Trans. Comput. 47, 6, 700-713.
23. LI, X., LIANG, Y.,MITRA, T., AND ROYCHOUDHURY, A. 2007. Chronos: A timing analyzer for embedded software. Sci. Comput. Program. 69, 1-3, 56-67. http://www.comp.nus.edu.sg/rpembed/chronos/.
24. MARWEDEL, P., WEHMEYER, L., VERMA, M., STEINKE, S., AND HELMIG, U. 2004. Fast, predictable and low energy memory through architecture-aware compilation. In Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC). IEEE Press, 4-11.
25. MITRA, T. AND ROYCHOUDHURY, A. 2007. Worst case execution time and energy analysis. In The Compiler Design Handbook: Optimizations and Machine Code Generation 2nd Ed., Y. Srikant and P. Shankar, Eds. CRC Press, Boca Raton, FL, Chapter 1.
26. NEGI, H. S., MITRA, T., AND ROYCHOUDHURY, A. 2003. Accurate estimation of cache-related preemption delay. In Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). ACM, New York, 201-206.
27. NEMER, F., CASŚE, H., SAINRAT, P., BAHSOUN, J.-P., AND MICHIEL, M. D. 2006. PapaBench: A free real-time benchmark. In Proceedings of the 6th International Workshop on Worst-Case Execution Time Analysis (WCET), F. Mueller Ed. Internationales Begegnungs- und Forschungszentrum fuer Informatik (IBFI), Schloss Dagstuhl, Germany. http://www.irit.fr/recherches/ARCHI/MARCH/rubrique. php3?id\-rubrique=97.
28. NGUYEN, N., DOMINGUEZ, A., AND BARUA, R. 2005. Memory allocation for embedded systems with a compile-time-unknown scratch-pad size. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES). ACM, New York, 115-125.
29. OZTURK, O., KANDEMIR, M., AND KOLCU, I. 2006. Shared scratch-pad memory space management. In Proceedings of the 7th International Symposium on Quality Electronic Design (ISQED). IEEE Computer Society, 576-584.
30. PANDA, P. R., DUTT, N. D., AND NICOLAU, A. 2000. On-Chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems. ACM Trans. Des. Autom. Electron. Syst. 5, 3, 682-704.
31. PUAUT, I. 2006. WCET-Centric software-controlled instruction caches for hard real-time systems. In Proceedings of the 18th Euromicro Conference on Real-Time Systems (ECRTS). IEEE Computer Society, 217-226.
32. RAVINDRAN, R. A., NAGARKAR, P. D., DASIKA, G. S., MARSMAN, E. D., SENGER, R. M., MAHLKE, S. A., AND BROWN, R. B. 2005. Compiler managed dynamic instruction placement in a low-power code cache. In Proceedings of the International Symposium on Code Generation and Optimization (CGO). IEEE Computer Society, 179-190.
33. STASCHULAT, J. AND ERNST, R. 2004. Multiple process execution in cache related preemption delay analysis. In Proceedings of the 4th ACM International Conference on Embedded Software (EMSOFT). ACM, New York, 278-286.
34. STEINKE, S., GRUNWALD, N., WEHMEYER, L., BANAKAR, R., BALAKRISHNAN, M., AND MARWEDEL, P. 2002a. Reducing energy consumption by dynamic copying of instructions onto onchip memory. In Proceedings of the 15th International Symposium on System Synthesis (ISSS). ACM, New York, 213-218.
35. STEINKE, S., WEHMEYER, L., LEE, B. S., AND MARWEDEL, P. 2002b. Assigning program and data objects to scratchpad for energy reduction. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. IEEE Computer Society, 409.
36. SUHENDRA, V., MITRA, T., AND ROYCHOUDHURY, A. 2006a. Efficient detection and exploitation of infeasible paths for software timing analysis. In Proceedings of the 43rd Design Automation Conference (DAC). ACM, New York, 358-363.
37. SUHENDRA, V., MITRA, T., ROYCHOUDHURY, A., AND CHEN, T. 2005. WCET centric data allocation to scratchpad memory. In Proceedings of the 26th IEEE International Real-Time Systems Symposium (RTSS). IEEE Computer Society, 223-232.
38. SUHENDRA, V., RAGHAVAN, C., AND MITRA, T. 2006b. Integrated scratchpad memory optimization and task scheduling for MPSoC architectures. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES). ACM, New York, 37-42.
39. TOMIYAMA, H. AND DUTT, N. D. 2000. Program path analysis to bound cache-related preemption delay in preemptive real-time systems. In Proceedings of the 8th International Workshop on Hardware/Software Codesign (CODES). ACM, New York, 67-71.
40. UDAYAKUMARAN, S. AND BARUA, R. 2003. Compiler-Decided dynamic memory allocation for scratch-pad based embedded systems. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES). ACM, New York, 276-286.
41. VERMA, M., PETZOLD, K., WEHMEYER, L., FALK, H., AND MARWEDEL, P. 2005. Scratchpad sharing strategies for multiprocess embedded systems: A first approach. In Proceedings of the 3rd Workshop on Embedded Systems for Real-TimeMultimedia (ESTIMedia).M. Miranda and S. Ha, Eds. IEEE Computer Society, 115-120.
42. VERMA, M., WEHMEYER, L., AND MARWEDEL, P. 2004a. Cache-Aware scratchpad allocation algorithm. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. IEEE Computer Society, 21264.
43. VERMA, M., WEHMEYER, L., AND MARWEDEL, P. 2004b. Dynamic overlay of scratchpad memory for energy minimization. In Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). ACM, New York, 104-109.
44. WEHMEYER, L., HELMIG, U., AND MARWEDEL, P. 2004. Compiler-Optimized usage of partitioned memories. In Proceedings of the 3rd Workshop on Memory Performance Issues (WMPI). ACM, New York, 114-120.
45. WELSH, D. J. A. AND POWELL, M. B. 1967. An upper bound for the chromatic number of a graph and its application to timetabling problems. The Comput. J. 10, 1, 85-87.
46. YEN, T.-Y. AND WOLF, W. 1998. Performance estimation for real-time distributed embedded systems. IEEE Trans. Parallel Distrib. Syst. 9, 11, 1125-1136.