Dynamic on-chip memory management for chip multiprocessors

CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2004, Pages 14-23

  Kandemir, M ^a   Ozturk, O ^a   Karakoy, M ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

Chip multiprocessors; Memory bank; Optimizing compiler

Indexed keywords

COMPUTER ARCHITECTURE; DATA ACQUISITION; DATA STORAGE EQUIPMENT; ENERGY UTILIZATION; MULTIPROCESSING SYSTEMS; PROGRAM COMPILERS;

CHIP MULTIPROCESSORS; MEMORY BANK; MEMORY DESIGN; OPTIMIZING COMPILER;

MICROPROCESSOR CHIPS;

EID: 29144533394     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1023833.1023838     Document Type: Conference Paper

References (27)

1. S. G. Abraham and S. A. Mahlke. Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems. In Proceedings of the 32nd Annual International Symposium on Microarchitecture, Haifa, Israel, November 1999.
2. S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng. The SUIF Compiler for Scalable Parallel Machines. In Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Computing, February, 1995.
3. F. Angiolini, L. Benini, and A. Caprara. Polynomial-Time Algorithm for On-Chip Scratch-Pad Memory Partitioning. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, San Jose, CA, 2003.
4. U. Banerjee. Loop Parallelization. Kluwer Academic Publishers, 1994.
5. Y. Cao, H. Tomiyama, T. Okuma, and H. Yasuura. Data Memory Design Considering Effective Bitwidth for Low-Energy Embedded Systems. In Proceedings of the 15th International Symposium on System Synthesis, Kyoto, Japan, October 2002.
6. F. Catthoor, S. Wuytack, E. D. Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design. Kluwer Academic Publishers, 1998.
7. S. Cotterell and F. Vahid. Tuning of Loop Cache Architectures to Programs in Embedded System Design. In Proceedings of the 15th international Symposium on System Synthesis, Kyoto, Japan, October 2002.
8. F. Gharsalli, S. Meftali, F. Rousseau, and A. A. Jerraya. Automatic Generation of Embedded Memory Wrapper for Multiprocessor SoC. In Proceedings of the 39th Design Automation Conference, New Orleans, Louisiana, 1999.
9. M. Kandemir and A. Choudhary. Compiler-Directed Scratch-Pad Memory Hierarchy Design and Management. In Proceedings of the Design Automation Conference, New Orleans, LA, June 2002.
10. W. Kelly and W. Pugh. Finding Legal Reordering Transformations Using Mappings. In Proceedings of the Workshop on Languages and Compilers for Parallel Computing, pp. 107-124, 1994.
11. C. H. Koelbel, D. B. Loveman, and R. S. Schreiber. The High Performance Fortran Handbook. MIT Press, 1993.
12. V. Krishnan and J. Torrellas. A Chip Multiprocessor Architecture with Speculative Multi-threading. IEEE Transactions on Computers, Special Issue on Multi-threaded Architecture, September 1999.
13. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the Last Line of Defense Before Hitting the Memory Wall for CMPs. In Proceedings of the International Symposium on High-Performance Computer Architecture, Madrid, Spain, February 2004.
14. MAJC-5200. http://www.sun.com/microelectronics/MAJC/5200wp.html
15. S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya. An Optimal Memory Allocation for Application-Specific Multiprocessor System-on-Chip. In Proceedings of the International Symposium on Systems Synthesis, Montreal, Canada, 2001.
16. MP98: A Mobile Processor. http://www.labs.nec.co.jp/MP98/top-e.htm.
17. B. A. Nayfeh, L. Hammond, and K. Olukotun. Evaluating Alternatives for a Multiprocessor Microprocessor. In Proceedings of the 23rd International Symposium on Computer Architecture, Philadelphia, PA, 1996.
18. The OpenMP Application Program Interface. http://www.openmp.org/.
19. P. R. Panda and L. Chitturi. An Energy-Conscious Algorithm for Memory Port Allocation. In Proceedings of the 2002 IEEE/ACM International Conference on Computer-Aided Design, San Jose, California, November 2002.
20. P. R. Panda, N. D. Dutt, and A. Nicolau. Architectural Exploration and Optimization of Local Memory in Embedded Systems. In Proceedings of the 10th international Symposium on System Synthesis, Antwerp, Belgium, September 1997.
21. A. Ramachandran and M. F. Jacome. Xtream-Fit: An Energy-Delay Efficient Data Memory Subsystem for Embedded Media Processing. In Proceedings of the 40th Design Automation Conference, Anaheim, CA, June 2003.
22. P. Ranganathan, S. V. Adve, and N. P. Jouppi. Reconfigurable Caches and Their Application to Media Processing. In Proceedings of the International Symposium on Computer Architecture, pages 214-224, 2000.
23. G. Reinman and N. P. Jouppi. CACTI 2.0: An Integrated Cache Timing and Power Model. Compaq, WRL, Research Report 2000/7, February 2000.
24. W.-T. Shiue and C. Chakrabarti. Memory Exploration for Low-Power Embedded Systems. In Proceedings of the 36th Design Automation Conferences, New Orleans, LA, 1999.
25. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic Partitioning of Shared Cache Memory. Journal of Supercomputing, 2002.
26. S. Udayakumaran and R. Barua. Compiler-Decided Dynamic Memory Allocation for Scratch-Pad Based Embedded Systems. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, San Jose, CA, 2003.
27. Y. Li and W. Wolf. Hardware/Software Co-Synthesis with Memory Hierarchies. IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, October 1999.