Data locality enhancement for CMPs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 155-159

  Kandemir, Mahmut ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION CODES; CHIP MULTI PROCESSORS; CODE RESTRUCTURING; COMPUTER-AIDED DESIGN; DATA LOCALITY; DATA LOCALITY OPTIMIZATION; DATA REUSING; EMBEDDED COMPUTING; INTERNATIONAL CONFERENCES; OPTIMIZER; OPTIMIZING COMPILERS; REUSE DISTANCE;

CODES (STANDARDS); CODES (SYMBOLS); DESIGN; MULTIPROCESSING SYSTEMS; NANOTECHNOLOGY; OPTIMIZATION; STANDARDS; VECTORS;

PROGRAM COMPILERS;

EID: 50249115185     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397259     Document Type: Conference Paper

References (19)

1. V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock Rate Versus IPC: The End of the Road for Conventional Microarchitectures. In Proc. the 27th International Symposium on Computer Architecture, June 2000.
2. G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In Proc. International Conference on Hardware/Software Codesign and System Synthesis, Sept. 2004.
3. K. Chakraborty, P. M.Wells, and G. S. Sohi. Computation spreading: employing hardware migration to specialize cmp cores on-the-fly. In Proc. the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
4. A. Darte and Y. Robert. Constructive methods for scheduling uniform loop nests. IEEE Transactions Parallel and Distributed Systems, 5(8): 814-822, 1994.
5. L. Hammond, M.Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. In ASPLOS-VIII: Proceedings of the eighth international Conference on Architectural Support for Programming Languages and Operating Systems, 1998.
6. J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005.
7. J. Kahle, M. Day, H. Hofstee, C. Johns, T. Maeurer, and D. Shippy. Introduction to the Cell Multiprocessor. IBM Journal of Research and Development, 49(4-5), 2005.
8. T. Kempf, M. Doerper, R. Leupers, G. Ascheid, H. Meyr, T. Kogel, and B. Vanthournout. A modular simulation framework for spatial and temporal task mapping onto multi-processor soc platforms. In Proc. the Conference on Design, Automation and Test in Europe, pages 876-881, 2005.
9. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-Way Multithreaded SPARC Processor. IEEE MICRO Magazine, Apr. 2005.
10. W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. Amarasinghe. Space-time scheduling of instruction-level parallelism on a RAW machine. In Proc. the International Conference on Architectural Support for Programming Languages and Operating Systems, 1998.
11. R. Nagarajan, S. K. Kushwaha, D. Burger, K. S. McKinley, C. Lin, and S. W. Keckler. Static placement, dynamic issue (spdi) scheduling for edge architectures. In Proc. the International Conference on Parallel Architectures and Compilation Techniques, pages 74-84, Washington, DC, USA, 2004. IEEE Computer Society.
12. M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip. In Proc. the Conference on Design, Automation and Test in Europe, pages 3-8, 2006.
13. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proc. the 30th Annual International Symposium on Computer Architecture, 2003.
14. Virtutech Simics. http://www.virtutech.com/
15. A. Smith, J. Gibson, B. Maher, N. Nethercote, B. Yoder, D. Burger, K. S. McKinle, and J. Burrill. Compiling for edge architectures. In Proc. the International Symposium on Code Generation and Optimization, pages 185-195, Washington, DC, USA, 2006. IEEE Computer Society.
16. V. Suhendra, C. Raghavan, and T. Mitra. Integrated scratchpad memory optimization and task scheduling for mpsoc architectures. In Proc. the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pages 401-410, 2006.
17. SUIF compiler system. http://suif.stanford.edu/
18. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffmann, P. Johnson, J.-W. Lee,W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. The RAW microprocessor: a computational fabric for software circuits and general purpose programs. IEEE Micro, 22(2), 2002.
19. M. E.Wolf and M. S. Lam. A data locality optimizing algorithm. In Proc. the International Symposium on Programming Language Design and Implementation, June 1991.