Cache-aware scratchpad allocation algorithm

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1264-1269

  Verma, Manish ^a   Wehmeyer, Lars ^a   Marwedel, Peter ^a  

^a TU DORTMUND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DATA CACHES; ENERGY SAVINGS; LOOP CACHE; ONCHIP AREA; ALLOCATION ALGORITHM; AVERAGE ENERGY; EMBEDDED MICROPROCESSORS; INSTRUCTION MEMORY; MEDIABENCH; SCRATCHPAD; SMALL ENERGY;

ALGORITHMS; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; ENERGY UTILIZATION; GRAPH THEORY; MICROPROCESSOR CHIPS; EXHIBITIONS;

BUFFER STORAGE; ALGORITHMS;

EID: 3042658412     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269069     Document Type: Conference Paper

References (15)

1. ARM. Advanced RISC Machines Ltd. http://www.arm.com/armtech/ARM10_Thumb.
2. O. Avissar, R. Barua and D. Stewart. An Optimal Memory Allocation Scheme for Scratch-Pad-Based Embedded Systems. In IEEE Transactions on Embedded Computing Systems, 1(1):6-26 Nov. 2002.
3. R. Banakar, S. Steinke, B.-S. Lee et al. Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems. In Proc. of the 10th International Symposium on Hardware/Software Codesign, Estes Park, CO, May. 2002.
4. N. Bellas, I. Hajj, C. Polychronopoulos et al. Architectural and Compiler Support for Energy Reduction in the Memory Hierarchy of High Performance Microprocessors. In Proc. of the ISLPED Monterey. CA, USA. ACM, Aug. 1998.
5. CPLEX. CPLEX limited www.cplex.com.
6. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide To the Theory of NP-Completeness. W. H. Freeman and Company, New York. 1979
7. M. Kamble and K. Ghosh. Analytical Energy Dissipation Models for Low Power Caches. In Proc. of the ISLPED Monterey, CA, USA. ACM, Aug. 1997.
8. MEMSIM. Dept. of Computer Science XII. Univ. of Dortmund. http://ls12.cs.uni-dortmund.de/research/memsim/
9. Motorola. Motorola ColdFire MCF5XXX processor family. http://e-www.motorola.com/
10. P. Pettis and C. Hansen. Profile Guided Code Positioning. In Proc. of the ACM SICPLAN'90 Conference on Programming Language Design and Implementation. ACM, pages 16-27, Jun. 1990
11. P. R. Panda, N. D. Dutt, and A. Nicolau. Memory Issues In Embedded Systems-on-chip. Kluwer Academic Publishers. Norwell. MA. 1999.
12. S. C. A. Gordon-Ross and F. Vahid. Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example. In IEEE Computer Architecture Letters, Jan. 2002.
13. S. Steinke, L. Wehmeyer, B. S. Lee et al. Assigning Program and Data Objects to Scratchpad for Energy Reduction. In Proc. of the DATE Conference, Paris, France. Mar. 2002.
14. H. Tomiyama and H. Yasuura. Optimal Code Placement of Embedded software for Instruction Caches. In Proc. of the 9th European Design and Test Conference ET&TC'96 Paris. France. Mar. 1996.
15. S. J. E. Wilton and N. P. Jouppi. CACTI: An Enhanced Cache Access and Cycle Time Model. IEEE Journal of Solid-State Circuits. 31(5):677-688. May 1996.