Accurate Estimation of Cache-Related Preemption Delay

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2003, Pages 201-206

  Negi, Hemendra Singh ^a   Mitra, Tulika ^a   Roychoudhury, Abhik ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Caches; Formal Analysis; Multitasking; Preemption

Indexed keywords

FORMAL ANALYSIS; PREEMPTION;

BOOLEAN ALGEBRA; CACHE MEMORY; CODES (SYMBOLS); COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; DECISION THEORY; EMBEDDED SYSTEMS; ESTIMATION; INTEGER PROGRAMMING; LINEAR PROGRAMMING; MULTITASKING; REAL TIME SYSTEMS; VECTORS;

COMPUTER SYSTEMS;

EID: 1142299880     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/944645.944698     Document Type: Conference Paper

References (14)

1. R.E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8), 1986.
2. D. Burger, T. Austin, and S. Bennett. Evaluating Future Microprocessors: The SimpleScalar Toolset. Technical Report CS-TR96-1308, Univ. of Wisconsin - Madison, 1996.
3. CUDD. Colorado University Decision Diagram Package Version 2.3.1, 2001. Free software, http://vlsi.colorado.edu/̃fabio/CUDD/.
4. H. Dwyer and J. Fernando. Establishing a tight bound on task interference in embedded system instruction caches. In International Conference on Compilers, Architecture and Synthesis of Embedded Systems (CASES), 2001.
5. C. Ferdinand, F. Martin, and R. Wilhelm. Applying compiler techniques to cache behavior prediction. In ACM Intl. Workshop on Languages, Compilers and Tools for Real-Time Sys. (LCTRTS), 1997.
6. D.B. Kirk. SMART (strategic memory allocation for real-time) cache design. In IEEE Real-Time Systems Symposium (RTSS), 1990.
7. C-G. Lee et al. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Transactions on Computers, 47(6). 1998.
8. C-G. Lee et al. Bounding cache-related preemption delay for real-time systems. IEEE Transactions on Software Engineering, 27(9), 2001.
9. X. Li, T. Mitra, and A. Roychoudhury. Accurate timing analysis by modeling caches, speculation and their interaction. In ACM Design Automation Conf. (DAC), 2003.
10. Y. Li and W. Wolf. Hardware/Software Co-Synthesis with Memory Hierarchies. IEEE Transaction on Computer-aided Design of Integrated Circuit and Systems, 1999.
11. Y-T. S. Li, S. Malik, and A. Wolfe. Performance estimation of embedded software with instruction cache modeling. ACM Transactions on Design Automation of Electronic Systems, 4(3), 1999.
12. Seoul National University Real-Time Research Groups. SNU real-time benchmarks. http://archi.snu.ac.kr/realtime/benchmark/.
13. H. Tomiyama and N. Dutt. Program path analysis to bound cache-related preemption delay in preemptive real-time systems. In ACM International Symposium on Hardware Software Codesign (CODES), 2000.
14. F. Wolf, J. Staschulat, and R. Ernst. Associative caches in formal software timing analysis. In ACM Design Automation Conf. (DAC), 2002.