A novel synthetic traffic pattern for power/performance analysis of Network-on-chips using Negative Exponential Distribution

Journal of Low Power Electronics

Volumn 5, Issue 3, 2009, Pages 396-405

  Rahmani, Amir Mohammad ^a   Afzali Kusha, Ali ^a   Pedram, Massoud ^b  

^a UNIVERSITY OF TEHRAN   (Iran)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Negative Exponential Distribution; Network on chips; Power performance analysis

Indexed keywords

HETEROGENEOUS NETWORKS;

NEGATIVE EXPONENTIAL DISTRIBUTION; POWER/PERFORMANCE ANALYSIS; REALISTIC TRAFFICS; STATISTICAL BEHAVIOR; TRAFFIC MODEL; TRAFFIC PATTERN; TRAFFIC PROFILE;

NETWORK-ON-CHIP;

EID: 72749091105     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2009.1039     Document Type: Conference Paper

References (36)

1. L. Benini and G. D. Micheli, Networks on chips: A new SoC paradigm. IEEE Computer 35, 70 (2002).
2. A. Jantsch and H. Tenhunen (eds.), Networks on Chip, Kluwer, Boston, (2003).
3. W. J. Dally and B. P. Towles, Route packets, not wires: On-chip interconnection networks. Proceedings of International Conference on Design Automation (2001), pp. 684-689.
4. P. Gratz and B. Grot, and S. W. Keckler, Regional congestion awareness for load balance in networks-on-chip. Proceedings of International Symposium on High-Performance Computer Architecture (2008), pp. 203-214.
5. T. Bjerregaard and S. Mahadevan, A survey of research and practices of network-on-chip. ACM Computing Surveys 38, 1 (2006).
6. A. M. Rahmani, M. Daneshtalab, A. Afzali-Kusha, S. Safari, and M. Pedram, Forecasting-based dynamic virtual channels allocation for power optimization of network-on-chips. Proceedings of International Conference on VLSI Design (2009), pp. 151-156.
7. M. L. Fulgham and L. Snyder, Performance of Chaos and Oblivious Routers Under Non-Uniform Traffic, Technical Report UW-CSE-93-06-01, University of Washington (1993).
8. K. Lahiri, S. Dey, and A. Raghunatan, Evaluation of the trafficperformance characteristics of system-on-chip communication architectures. Proceedings of the International Conference on VLSI Design (2000), pp. 29-35.
9. W. J. Dally and B. P. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers, San Francisco (2004).
10. G. V. Varatkar and R. Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Transactions of Very Large Scale Integration (VLSI) Systems 12, 108 (2004).
11. P. Doukhan, G. Oppenheim, and M. Taqqu, Theory and Applications of Long-Range Dependence, Birkhäuser, Switzerland (2002).
12. K. Park and W. Willinger, Self-Similar Network Traffic and Performance Evaluation, John Wiley and Sons, New York (2000).
13. W. E. Leland, M. S. Taqqu, W. Willinger, and D. V. Wilson, On the self-similar nature of ethemet traffic (extended edition). IEEE/ACM Transactions on Networking 2, 1 (1994).
14. V. Paxson and S. Floyd, Wide-area traffic: The failure of Poisson modeling. IEEE/ACM Transactions on Networking 3, 226 (1995).
15. A. Balachandran G. M. Voelker, P. Bahl, and P. V. Rangan, Characterizing user behavior and network performance in a public wireless LAN. Proceedings of the ACM SIGMETR1CS International Conference on Measurement and Modeling of Computer Systems (2002), pp. 195-205.
16. I. Y. Bucher and D. A. Calahan, Models of access delays in multiprocessor memories. IEEE Transactions on Parallel and Distributed Systems 3, 270 (1992).
17. F. Darema-Rogers, G. F. Pfister, and K. So, Memory access patterns of parallel scientific programs. ACM SIGMETRICS Performance Evaluation Review 15, 46 (1997).
18. S. Turner, Performance Analysis of Multiprocessor Interconnection Networks Using a Burst-Traffic Model. Ph. D. Dissertation Thesis, University of Illinois at Urbana-Champaign (1995).
19. G. De Micheli and L. Benini, Networks on Chips: Technology and Tools, Morgan Kaufmann, San Francisco (2006).
20. P. Kongetira, K. Aingaran, and K. Olukotun, Niagara: A 32-way multithreaded sparc processor. IEEE Micro 25, 21 (2005).
21. The Power6 Architecture. Available [online]: http://www.ibm.com.
22. R. Rajwar, M. Herlihy, and K. Lai, Virtualizing transactional memory. Proceedings of the 32nd International Symposium on Computer Architecture (2004), pp. 494-505.
23. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. Proceedings of the 30th International Symposium on Computer Architecture (2003), pp. 422-433.
24. M. B. Taylor, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, Evaluation of the raw microprocessor An exposedwire-delay architecture for ILP and streams. Proceedings of the 31st International Symposium on Computer Architecture (2004), pp. 2-13.
25. A. Jalabert, S. Murali, L. Benini, and G. De Micheli, x pipesCompilen A tool for instantiating application specific networks on chip. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (2004), Vol. II, pp. 884-889.
26. S. G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, and O. P. Gangwal Cost-performance trade-offs in networks on chip: A simulation-based approach. Proceedings of the Design, Automation and Test Conference in Europe Conference and Exhibition (2004), Vol. II, pp. 764-769.
27. D. Wu, B. M. Al-Hashimi, and M. T. Schmitz, Improving routing efficiency for network-on-chip through contention-aware input selection. Proceedings of Asia and South Pacific Conference on Design Automation (2006), pp. 36-41.
28. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, The splash-2 programs: Characterization and methodological considerations. Proceedings of International Symposium on Computer Architecture (1995), pp. 24-36.
29. C. Lee, M. Potkonjak, and W. H. Mangione-smith, Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. Proceedings of the International Symposium on Microarchitecture (1997), pp. 330-335.
30. The Standard Performance Evaluation Corporation. Available [online]: http://www.spec.org/.
31. M. Nickray, M. Dehyadgari, and A. Afzali-Kusha, Power and delay optimization for network on chip. Proceedings of European Conference on Circuit Theory and Design (2005), pp. 277-281.
32. A. Mehran, A. Khademzadeh, A. Afzali-Kusha, and B. Shirpour, A heuristic energy aware application mapping algorithm for network on chip. Proceedings of IP Based SoC Design Conference and Exhibition (2006), pp. 289-294.
33. S. Murali and G. D. Micheli, Bandwidth-constrained mapping of cores onto NoC architectures. Proceedings of Design, Automation and Test in Europe (2004), pp. 896-901.
34. R. V. Hogg, A. Craig, and J. W. McKean, Introduction to Mathematical Statistics, Prentice Hall, New York (2005).
35. Sh. Vakili, S. M. Fakhraie, and S. Mohammadi, EvoMP: A novel MPSoC architecture with evolvable task decomposition and scheduling. IET Computers and Digital Techniques 3 (2009).
36. L. M. Ni and P. K. McKinley, A survey of wormhole routing techniques in direct networks. IEEE Computer 26, 62 (1993).