메뉴 건너뛰기




Volumn 56, Issue 6, 2009, Pages 1355-1359

A stepped oxide hetero-material gate trench power MOSFET for improved performance

Author keywords

Breakdown voltage; Gate charge; ON resistance; Power MOSFET; Switching speed; Transconductance; Trench gate

Indexed keywords

BREAKDOWN VOLTAGE; GATE CHARGE; ON-RESISTANCE; POWER MOSFET; SWITCHING SPEED; TRENCH GATE;

EID: 67349218368     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2009.2019371     Document Type: Article
Times cited : (43)

References (20)
  • 1
    • 0034449612 scopus 로고    scopus 로고
    • A 0.35 um trench gate MOSFET with an ultra low on state resistance and a high destruction immunity during the inductive switching
    • Toulouse, France, May 22-25
    • A. Narazaki, J. Maruyama, T. Kayumi, H. Hamachi, J. Moritani, and S. Hine, "A 0.35 um trench gate MOSFET with an ultra low on state resistance and a high destruction immunity during the inductive switching," in Proc. ISPSD, Toulouse, France, May 22-25, 2000, pp. 377-380.
    • (2000) Proc. ISPSD , pp. 377-380
    • Narazaki, A.1    Maruyama, J.2    Kayumi, T.3    Hamachi, H.4    Moritani, J.5    Hine, S.6
  • 2
    • 0242662121 scopus 로고    scopus 로고
    • Tunable oxide-bypassed trench gate MOSFET: Breaking the ideal superjunction MOSFET performance line at equal column width
    • Nov
    • X. Yang, Y. C. Liang, G. S. Samudra, and Y. Liu, "Tunable oxide-bypassed trench gate MOSFET: Breaking the ideal superjunction MOSFET performance line at equal column width," IEEE Trans. Electron Devices, vol. 24, no. 11, pp. 704-706, Nov. 2003.
    • (2003) IEEE Trans. Electron Devices , vol.24 , Issue.11 , pp. 704-706
    • Yang, X.1    Liang, Y.C.2    Samudra, G.S.3    Liu, Y.4
  • 3
    • 0041438345 scopus 로고    scopus 로고
    • 30 V new fine trench MOSFET with ultra low on-resistance
    • Cambridge, U.K, Apr. 14-17
    • S. Ono, Y. Kawaguchi, and A. Nakagawa, "30 V new fine trench MOSFET with ultra low on-resistance," in Proc. ISPSD, Cambridge, U.K., Apr. 14-17, 2003, pp. 28-31.
    • (2003) Proc. ISPSD , pp. 28-31
    • Ono, S.1    Kawaguchi, Y.2    Nakagawa, A.3
  • 5
    • 0742320771 scopus 로고    scopus 로고
    • Optimum design for minimum on-resistance of low voltage trench power MOSFET
    • Mar
    • J. H. Hong, S. K. Chung, and Y. I. Choi, "Optimum design for minimum on-resistance of low voltage trench power MOSFET," Microelectron. J. vol. 35, no. 3, pp. 287-289, Mar. 2004.
    • (2004) Microelectron. J , vol.35 , Issue.3 , pp. 287-289
    • Hong, J.H.1    Chung, S.K.2    Choi, Y.I.3
  • 6
    • 33646733421 scopus 로고    scopus 로고
    • The formation of trench-gate power MOSFETs with a SiGe channel region
    • Jun
    • M. H. Juang, W. C. Chueh, and S. L. Jang, "The formation of trench-gate power MOSFETs with a SiGe channel region," Semicond. Sci. Technol. vol. 21, no. 6, pp. 799-802, Jun. 2006.
    • (2006) Semicond. Sci. Technol , vol.21 , Issue.6 , pp. 799-802
    • Juang, M.H.1    Chueh, W.C.2    Jang, S.L.3
  • 7
    • 34748845213 scopus 로고    scopus 로고
    • The thin SOI TGLDMOS transistor: A suitable power structure for low voltage applications
    • Oct
    • I. Cortés, P. F. Martínez, D. Flores, S. Hidalgo, and J. Rebollo, "The thin SOI TGLDMOS transistor: A suitable power structure for low voltage applications," Semicond. Sci. Technol., vol. 22, no. 10, pp. 1183-1188, Oct. 2007.
    • (2007) Semicond. Sci. Technol , vol.22 , Issue.10 , pp. 1183-1188
    • Cortés, I.1    Martínez, P.F.2    Flores, D.3    Hidalgo, S.4    Rebollo, J.5
  • 8
    • 52649171340 scopus 로고    scopus 로고
    • A novel dual gate strained-silicon channel trench power MOSFET for improved performance
    • Boston, MA, Jun. 1-5
    • R. S. Saxena and M. J. Kumar, "A novel dual gate strained-silicon channel trench power MOSFET for improved performance," in Proc. NSTI Nano-Technol. Conf. Trade Show, Boston, MA, Jun. 1-5, 2008.
    • (2008) Proc. NSTI Nano-Technol. Conf. Trade Show
    • Saxena, R.S.1    Kumar, M.J.2
  • 9
    • 56549101376 scopus 로고    scopus 로고
    • A new strained-silicon channel trench-gate power MOSFET: Design and analysis
    • Nov
    • R. S. Saxena and M. J. Kumar, "A new strained-silicon channel trench-gate power MOSFET: Design and analysis," IEEE Trans. Electron Devices, vol. 55, no. 11, pp. 3299-3304, Nov. 2008.
    • (2008) IEEE Trans. Electron Devices , vol.55 , Issue.11 , pp. 3299-3304
    • Saxena, R.S.1    Kumar, M.J.2
  • 10
    • 62749107900 scopus 로고    scopus 로고
    • Dual material gate technique for enhanced transconductance and breakdown voltage of trench power MOSFETs
    • Mar
    • R. S. Saxena and M. J. Kumar, "Dual material gate technique for enhanced transconductance and breakdown voltage of trench power MOSFETs," IEEE Trans. Electron Devices, vol. 56, no. 3, pp. 517-522, Mar. 2009.
    • (2009) IEEE Trans. Electron Devices , vol.56 , Issue.3 , pp. 517-522
    • Saxena, R.S.1    Kumar, M.J.2
  • 11
    • 0034217338 scopus 로고    scopus 로고
    • A novel simplified process for fabricating a very high density P-channel trench gate power MOSFET
    • Jul
    • K. S. Nam, J. W. Lee, S. G. Kim, T. M. Roh, H. S. Park, J. G. Koo, and K. I. Cho, "A novel simplified process for fabricating a very high density P-channel trench gate power MOSFET," IEEE Electron Device Lett., vol. 21, no. 7, pp. 365-367, Jul. 2000.
    • (2000) IEEE Electron Device Lett , vol.21 , Issue.7 , pp. 365-367
    • Nam, K.S.1    Lee, J.W.2    Kim, S.G.3    Roh, T.M.4    Park, H.S.5    Koo, J.G.6    Cho, K.I.7
  • 12
    • 0036772551 scopus 로고    scopus 로고
    • A novel process for fabricating high density trench MOSFETs for DC-DC converters
    • Oct
    • J. Kim, T. M. Roh, S. G. Kim, Y. Park, Y. S. Yang, D. W. Lee, J. G. Koo, K. I. Cho, and Y. Kang, "A novel process for fabricating high density trench MOSFETs for DC-DC converters," ETRI J., vol. 24, no. 5, pp. 333-340, Oct. 2002.
    • (2002) ETRI J , vol.24 , Issue.5 , pp. 333-340
    • Kim, J.1    Roh, T.M.2    Kim, S.G.3    Park, Y.4    Yang, Y.S.5    Lee, D.W.6    Koo, J.G.7    Cho, K.I.8    Kang, Y.9
  • 13
    • 1842843665 scopus 로고    scopus 로고
    • Fabrication of trench-gate power MOSFETs by using a dual doped body region
    • Jul
    • M. H. Juang, W. T. Chen, C. I. Ou-Yang, S. L. Jang, M. J. Lin, and H. C. Cheng, "Fabrication of trench-gate power MOSFETs by using a dual doped body region," Solid State Electron., vol. 48, no. 7, pp. 1079-1085, Jul. 2004.
    • (2004) Solid State Electron , vol.48 , Issue.7 , pp. 1079-1085
    • Juang, M.H.1    Chen, W.T.2    Ou-Yang, C.I.3    Jang, S.L.4    Lin, M.J.5    Cheng, H.C.6
  • 14
    • 0026188098 scopus 로고
    • An overview of smart power technology
    • Jul
    • B. J. Baliga, "An overview of smart power technology," IEEE Trans. Electron Devices, vol. 38, no. 7, pp. 1568-1575, Jul. 1991.
    • (1991) IEEE Trans. Electron Devices , vol.38 , Issue.7 , pp. 1568-1575
    • Baliga, B.J.1
  • 15
    • 1642306307 scopus 로고    scopus 로고
    • On the specific on-resistance of high-voltage and power devices
    • Mar
    • R. P. Zingg, "On the specific on-resistance of high-voltage and power devices," IEEE Trans. Electron Devices, vol. 51, no. 3, pp. 492-499, Mar. 2004.
    • (2004) IEEE Trans. Electron Devices , vol.51 , Issue.3 , pp. 492-499
    • Zingg, R.P.1
  • 19
    • 34548676183 scopus 로고    scopus 로고
    • Gate charge behaviors in N-channel power VDMOSFETs during HEF and PBT stresses
    • Sep.-Nov
    • M. Alwan, B. Beydoun, K. Ketata, and M. Zoaeter, "Gate charge behaviors in N-channel power VDMOSFETs during HEF and PBT stresses," Microelectron. Reliab., vol. 47, no. 9-11, pp. 1406-1410, Sep.-Nov. 2007.
    • (2007) Microelectron. Reliab , vol.47 , Issue.9-11 , pp. 1406-1410
    • Alwan, M.1    Beydoun, B.2    Ketata, K.3    Zoaeter, M.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.