A 1 GHz bandwidth low-pass Δ Σ ADC with 2050 GHz adjustable sampling rate

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 5, 2009, Pages 1401-1414

  Hart, Adam ^a   Voinigescu, Sorin P ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Analog digital conversion; Continuous time; Delta sigma; Excess loop delay; Low pass; Metastability; Operational amplifier; Radio receivers; SiGe BiCMOS

Indexed keywords

ANALOG-DIGITAL CONVERSION; CONTINUOUS-TIME; DELTA-SIGMA; EXCESS LOOP DELAY; LOW-PASS; METASTABILITY; SIGE BICMOS;

BANDPASS AMPLIFIERS; BICMOS TECHNOLOGY; CONTINUOUS TIME SYSTEMS; DELTA SIGMA MODULATION; DIGITAL RADIO; ELECTRIC CONVERTERS; MODULATORS; MULTICARRIER MODULATION; OPERATIONAL AMPLIFIERS; RADIO RECEIVERS; SEMICONDUCTING GERMANIUM COMPOUNDS; SILICON ALLOYS;

SEMICONDUCTING SILICON;

EID: 66149160506     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2015852     Document Type: Conference Paper

References (42)

1. P. G. R. Silva L. J. Breems K. A. A. Makinwa R. Roovers J. H. Huijsing "An 118 dB DR CT IF-to-baseband sigma delta modulator for AM/FM/IBOC radio receivers", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers Feb. 2006 pp. 151-160.
2. W. Yang W. Schofield H. Shibata S. Korrapati A. Shaikh N. Abaskharoun D. Ribner "A 100 mW 10 MHz-BW CT delta-sigma modulator with 87 dB DR and 91 dBc IMD", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers Feb. 2008 pp. 498-631.
3. W. Cheng W. Ali M. J. Choi K. Liu T. Tat D. Devendorf L. Linder R. Stevens "A 3b 40 GS/s ADC-DAC in 0.12 μm SiGe", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers San Francisco, CA 2004 pp. 262-263.
4. P. Schvan J. Bach C. Falt P. Flemke R. Gibbins Y. Greshishchev N. Ben-Hamida D. Pollex J. Sitch S.-C. Wang J. Wolczanski "A 24 GS/s 6b ADC in 90 nm CMOS", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers San Francisco, CA 2008 pp. 544-634.
5. J. A. Cherry W. M. Snelgrove "Excess loop delay in continuoustime delta-sigma modulators", IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. vol. 46 no. 4 pp. 376-389 Apr. 1999.
6. R. Schreier G. C. Temes Understanding Delta-Sigma Data Converters. New York: IEEE Press 2005.
7. M. Inerfield W. Skones S. Nelson D. Ching P. Cheng C. Wong "High dynamic range InP HBT delta-sigma analog-to-digital converters", IEEE J. Solid-State Circuits vol. 38 no. 9 pp. 1524-1532 Sep. 2003.
8. L. J. Breems R. Rutten G. Wetzker "A cascaded continuous-time delta-sigma modulator with 67-dB dynamic range in 10-MHz bandwidth", IEEE J. Solid-State Circuits vol. 39 no. 12 pp. 1524-1532 Dec. 2004.
9. M. Ortmanns F. Gerfers Y. Manoli "Compensation of finite gainbandwidth induced errors in continuous-time sigma-delta modulators", IEEE Trans. Circuits Syst. I Reg. Papers vol. 51 no. 6 pp. 1088-1099 Jun. 2004.
10. S. Krishnan D. Scott Z. Griffith M. Urteaga Y. Wei N. Parthasarathy M. Rodwell "An 8-GHz continuous-time delta-sigma analog-digital converter in an InP-based HBT technology", IEEE Trans. Microw. Theory Tech. vol. 51 no. 12 pp. 2555-2561 Dec. 2003.
11. J. F. Jensen G. Raghavan A. E. Cosand R. H. Walden "A 3. 2-GHz second-order delta-sigma modulator implemented in InP HBT technology", IEEE J. Solid-State Circuits vol. 30 no. 10 pp. 1119-1127 Oct. 1995.
12. B. Hallgren "Design of a second order CMOS sigma-delta A/D converter with a 150 MHz clock rate", in Proc. European Solid-State Circuits Conf. (ESSCIRC) 1992 pp. 103-106.
13. P. Benabes M. Keramat A. Gauthier R. Kielbasa "Nonlinearity of Gm-C in bandpass sigma-delta modulators", in Proc. 43rd IEEE Midwest Symp. Circuits and Systems 2000 vol. 1 pp. 44-47.
14. P. Stubberud E. H. Dagher "Metastability requirements for a 2 GHz CMOS delta sigma modulator", in Proc. 18th Int. Conf. Systems Engineering (ICSEng 2005) Aug. 2005 pp. 6263-268. (Pubitemid 46028556)
15. E. H. Dagher P. A. Stubberud W. K. Masenten M. Conta T. V. Dinh "A 2-GHz analog-to-digital delta-sigma modulator for CDMA receivers with 79-dB signal-to-noise ratio in 1. 23-MHz bandwidth", IEEE J. Solid-State Circuits vol. 39 no. 11 pp. 1819-1828 Nov. 2004.
16. S. Jaganathan S. Krishnan D. Mensa T. Mathew Y. Betser W. Yun D. Scott R. Urteaga M. Rodwell "An 18-GHz continuous-time E-A analog-digital converter implemented in InP-transferred substrate HBT technology", IEEE J. Solid-State Circuits vol. 36 no. 9 pp. 1343-1350 Sep. 2001.
17. J. A. Cherry W. M. Snelgrove "Clock jitter and quantizer metastability in continuous-time delta-sigma modulators", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. vol. 46 no. 6 pp. 661-676 Jun. 1999.
18. J. A. Cherry W. Snelgrove Continuous-Time Delta-Digma Modulators for High-Speed A/D Conversion: Theory, Practice and Fundamental Performance Limits. Boston, MA: Kluwer 2000 pp. 72-74.
19. X. Li W. M. L. Kuo Y. Lu J. D. Cressler "A 20 GS/sec analog-to-sigital sigma-delta modulator in SiGe HBT technology", in Proc. Custom Integrated Circuits Conf. (CICC) 2006 pp. 221-224.
20. T. Chalvatzis E. Gagnon M. Repeta S. P. Voinigescu "A lownoise 40-GS/s continuous-time bandpass delta-sigma ADC centered at 2 GHz for direct sampling receivers", IEEE J. Solid-State Circuits vol. 42 no. 5 pp. 1065-1075 May 2007. (Pubitemid 46645024)
21. T. Chalvatzis S. P. Voinigescu "A 4. 5 to 5. 8 GHz tunable ΔΣ digital receiver with Q enhancement", in IEEE IMS Dig. Atlanta, GA, Jun. 2008 pp. 193-196.
22. F. Schlögl H. Zimmermann "A design example of a 65 nm CMOS operational amplifier", Int. J. Circ. Theor. Appl vol. 35 no. 3 pp. 343-354 May 2007. (Pubitemid 46848199)
23. M. Laurens B. Martinet O. Kermarrec Y. Campidelli F. Deleglise D. Dutartre G. Troillard D. Gloria J. Bonnouvrier R. Beerkens V. Rousset F. Leverd A. Chantre A. Monroy "A 150-GHz fT/fMAX 0. 13 μm SiGe: C BiCMOS technology", in Proc. IEEE BCTM Toulouse, France, Sep. 2003 pp. 199-202.
24. S. P. Voinigescu R. Beerkens T. O. Dickson T. Chalvatzis "Design methodology and applications of SiGe BiCMOS cascode opamps with up to 37-GHz unity gain bandwidth", in IEEE CSICS Dig. Nov. 2005 pp. 283-286. (Pubitemid 43111221)
25. R. Krithivasan L. Yuan L. Najafizadeh Z. Chendong J. D. Cressler C. Suheng C. Ulaganathan B. J. Blalock "A high-slew rate SiGe BiCMOS operational amplifier for operation down to deep cryogenic temperatures", in Proc. Bipolar/BiCMOS Circuits and Technology Meeting 2006 Oct. 8-10 2006 pp. 1-4.
26. C. Azzolini A. Boni "BiCMOS versus CMOS operational amplifiers for high-speed pipelined A/D converters", in Proc. IEEE ICECS Dec. 2006 pp. 1073-1076.
27. W. Gao J. A. Cherry W. M. Snelgrove "A 4 GHz fourth-order SiGe HBT bandpass ΔΣ modulator", in Symp. VLSI Circuits Dig. 1998 pp. 174-175.
28. T. Suzuki Y. Kawano Y. Nakasha T. Takahashi K. Makiyama T. Hirose "A novel 50-Gbit/s NRZ-RZ converter with retiming function using InP HEMT technology", in IEEE CSICS Dig. 2005 pp. 41-44. (Pubitemid 43111160)
29. T. O. Dickson R. Beerkens S. P. Voinigescu "A 2. 5-V, 45-Gb/s decision circuit using SiGe BiCMOS logic", IEEE J. Solid-State Circuits vol. 40 no. 4 pp. 994-1003 Apr. 2005.
30. A. Hart T. Chalvatzis P. Garcia S. P. Voinigescu "mm-wave delta-sigma modulators", in IEEE CSICS Dig. Monterey, CA, Oct. 2008 pp. 183-186 invited.
31. S. Shahramian A. C. Carusone P. Schvan S. P. Voinigescu "An 81 Gb/s, 1.2 V TIALA-retimer in standard 65 nm CMOS", in IEEE CSICS Dig. Monterey, CA, Oct. 2008 pp. 215-218.
32. B. Murmann ADC Performance Survey 1997-2008. [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html
33. R. H. Walden "Advances in analog-to-digital converters and associated IC technologies", in IEEE CSICS Dig. Monterey, CA, Oct. 2008 pp. 181-182 invited.
34. S. Feng J. Sauerer D. Seitzer "Implementation of GaAs E/D HEMT analog components for oversampling analog/digital conversion", in Proc. GaAs Int. Circuits Symp. 1994 pp. 228-231.
35. M. Erbar M. Rieger H. Schemmann "A 1. 28-GHz sigma-delta modulator for video A/D conversion", in Proc. Int. Conf. Consumer Electronics 1996 pp. 78-79.
36. A. Olmos T. Miyashita M. Nihei E. Charry Y. Watanabe "A 5 GHz continuous time sigma-delta modulator implemented in 0. 4 μm InGaP/InGaAs HEMT technology", in Proc. 1998 IEEE Int. Symp. Circuits and Systems (ISCAS 1998) Jun. 1998 vol. 1 pp. 575-578.
37. B. K. Thandri J. Silva-Martinez "A 63 dB, 75-mW bandpass RF ADC at 950 MHz using 3. 8-GHz clock in 0. 25-μm SiGe BiCMOS technology", IEEE J. Solid-State Circuits vol. 42 no. 2 pp. 269-279 Feb. 2007. (Pubitemid 46374512)
38. A. E. Cosand J. F. Jensen H. C. Choe C. H. Fields "IF-sampling fourth-order bandpass delta sigma modulator for digital receiver applications", IEEE J. Solid-State Circuits vol. 39 no. 10 pp. 1633-1639 Oct. 2004.
39. G. Raghavan J. F. Jensen R. H. Walden W. P. Posey "A bandpass delta-sigma modulator with 92 dB SNR and center frequency continuously programmable from 0 to 70 MHz", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers 1997 pp. 214-215.
40. A. Jayaraman P. Asbeck K. Nary S. Beccue K. C. Wang "Bandpass delta-sigma modulator with 800 MHz center frequency", in GaAs ICSymp. Dig. Anaheim, CA, Oct. 1997 pp. 95-98.
41. L. Luh J. F. Jensen C.-M. Lin C.-T. Tsen D. Le A. E. Cosand S. Thomas C. Fields "A 4-GHz 4th-order passive LC bandpass deltasigma modulator with IF at 1.4 GHz", in Proc. Symp. VLSI Circuits Honolulu, HI, Jun. 2006 pp. 168-169.
42. T. Kaplan J. Cruz-Albrecht M. Mokhtari D. Matthews J. Jensen M. F. Chang "A 1. 3-GHz IF digitizer using a 4th order continuous-time bandpass delta-sigma modulator", in Proc. IEEE Custom Integrated Circuits Conf. (CICC) San Jose, CA, Sep. 2003 pp. 127-130.