메뉴 건너뛰기




Volumn , Issue , 2008, Pages 193-196

A 4.5 GHz to 5.8 GHz tunable ΔΣ digital receiver with enhancement

Author keywords

Analog to digital converter; Bandpass; Continuous time; Delta sigma; Direct sampling

Indexed keywords

CONTINUOUS TIME SYSTEMS; DIGITAL ARITHMETIC; LOCAL AREA NETWORKS; MICROWAVES; MULTICARRIER MODULATION; NETWORKS (CIRCUITS); SAMPLING; TELECOMMUNICATION SYSTEMS; WIRELESS LOCAL AREA NETWORKS (WLAN);

EID: 57349156697     PISSN: 0149645X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSYM.2008.4633136     Document Type: Conference Paper
Times cited : (2)

References (6)
  • 2
  • 3
    • 33847742654 scopus 로고    scopus 로고
    • A 63 dB, 75-mW bandpass RF ΔΣ ADC at 950 MHz using 3.8-GHz clock in 0.25-μm SiGe BiCMOS technology
    • Feb
    • B. K. Thandri and J. Silva-Martinez, "A 63 dB, 75-mW bandpass RF ΔΣ ADC at 950 MHz using 3.8-GHz clock in 0.25-μm SiGe BiCMOS technology," IEEE J. Solid-State Circuits, vol. 42, pp. 269-279, Feb. 2007.
    • (2007) IEEE J. Solid-State Circuits , vol.42 , pp. 269-279
    • Thandri, B.K.1    Silva-Martinez, J.2
  • 4
    • 34247368051 scopus 로고    scopus 로고
    • A low-noise 40-GS/s continuous-time bandpass ΔΣ ADC centered at 2 GHz for direct sampling receivers
    • May
    • T. Chalvatzis, E. Gagnon, M. Repeta, and S. P. Voinigescu, "A low-noise 40-GS/s continuous-time bandpass ΔΣ ADC centered at 2 GHz for direct sampling receivers," IEEE J. Solid-State Circuits, vol. 42, pp. 1065-1075, May 2007.
    • (2007) IEEE J. Solid-State Circuits , vol.42 , pp. 1065-1075
    • Chalvatzis, T.1    Gagnon, E.2    Repeta, M.3    Voinigescu, S.P.4
  • 5
    • 39749188149 scopus 로고    scopus 로고
    • A 2-GHz direct sampling ΔΣ tunable receiver with 40-GHz sampling clock and on-chip PLL
    • Kyoto, Japan, June
    • T. Chalvatzis, T. O. Dickson, and S. P. Voinigescu, "A 2-GHz direct sampling ΔΣ tunable receiver with 40-GHz sampling clock and on-chip PLL," in VLSI Circuits Symposium Tech. Digest, Kyoto, Japan, June 2007, pp. 54-55.
    • (2007) VLSI Circuits Symposium Tech. Digest , pp. 54-55
    • Chalvatzis, T.1    Dickson, T.O.2    Voinigescu, S.P.3
  • 6
    • 39749126717 scopus 로고    scopus 로고
    • Low-power circuits for a 10.7-to-86 Gb/s 80-Gb/s serial transmitter in 130-nm SiGe BiCMOS
    • San Antonio, TX, Nov
    • T. O. Dickson and S. P. Voinigescu, "Low-power circuits for a 10.7-to-86 Gb/s 80-Gb/s serial transmitter in 130-nm SiGe BiCMOS," in Compound Semiconductor IC Symp. Tech. Digest, San Antonio, TX, Nov. 2006, pp. 235-238.
    • (2006) Compound Semiconductor IC Symp. Tech. Digest , pp. 235-238
    • Dickson, T.O.1    Voinigescu, S.P.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.