A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 4, 2005, Pages 994-1002

  Dickson, Timothy O ^a   Beerkens, Rudy ^b   Voinigescu, Sorin P ^a   Rogers Sr , Edward S ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b STMICROELECTRONICS   (Canada)

Author keywords

BiCMOS; Current mode logic; Flip flops; Low noise; Millimeter wave (mm wave); SiGe HBT; Transformer; Transimpedance amplifier

Indexed keywords

AMPLIFIERS (ELECTRONIC); BIPOLAR TRANSISTORS; CMOS INTEGRATED CIRCUITS; DECISION THEORY; ELECTRIC IMPEDANCE; ELECTRIC NETWORK TOPOLOGY; ELECTRIC TRANSFORMERS; FLIP FLOP CIRCUITS; LOGIC CIRCUITS; MILLIMETER WAVE DEVICES; MOS CAPACITORS; MOSFET DEVICES; NETWORKS (CIRCUITS); SPURIOUS SIGNAL NOISE;

BICMOS; CURRENT-MODE LOGIC; LOWNOISE; MILLIMETER-WAVE (MM-WAVE); SILICON GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTORS (SIGE HBT); TRANSIMPEDENCE AMPLIFIERS;

LOGIC DEVICES;

EID: 18744416335     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.842828     Document Type: Conference Paper

References (20)

1. A. Rylyakov and T. Zwick, "96 GHz static frequency divider in SiGe bipolar technology," in IEEE GaAs IC Symp. Tech. Dig., 2003, pp. 288-290.
2. M. Meghelli, "A 108 Gb/s 4:1 multiplexer in 0.13-μ m SiGe bipolar technology," in IEEE ISSCC Dig. Tech. Papers. 2004, pp. 236-237.
3. S. P. Voinigescu, S. W. Tarasewicz, T. MacElwee, and J. Ilowski, "An assessment of the state-of-the-art 0.5 μm bulk CMOS technology for RF applications," in IEDM Tech. Dig., 1995, pp. 721-724.
4. K. Kuhn, R. Basco, D. Becher, M. Hattendorf, P. Packan, I. Post, P. Vandervoorn, and I. Young, "A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications," in Proc. Symp. VLSI Technol., 2004, pp. 224-225.
5. D. Kehrer and H.-D. Wohlmuth, "A 60-Gb/s 0.7-V 10-mW monolithic transformer- coupled 2:1 multiplexer in 90-nm CMOS," in IEEE Comp. Semiconductor IC Symp. Tech. Dig., 2004, pp. 105-108.
6. MAX 0.13 μm SiGe:C BiCMOS technology," in Proc. IEEE BCTM, 2003, pp. 199-202.
7. W. Fang, "Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits," IEEE J. Solid-Stale Circuits, vol. 25, no. 2, pp. 572-583, Apr. 1990.
8. S. P. Voinigescu, T. O. Dickson, R. Beerkens, I. Khalid, and P. Westergaard, "A comparison of Si CMOS, SiGe BiCMOS, and InP HBT technologies for high-speed and millimeter-wave ICs," in Proc. 5th Topical Meeting Si Monolithic Integrated Circuits RF Syst., Sep. 2004, pp. 111-114.
9. S. P. Voinigescu, D. S. McPherson, F. Pera, S. Szilagyi, M. Tazlauanu, and H. Tran, "A comparison of silicon and III-V technology performance and building block implementations for 10 and 40 Gb/s optical networking ICs," Int. J. High Speed Electron. Syst., vol. 13, no. 1, pp. 27-57, 2003.
10. G. Freeman, B. Jagannathan, S.-J. Jeng, J.-S. Rieh, A. D. Stricker, D. C. Ahlgren, and S. Subbanna, "Transistor design and application considerations for > 200-GHz SiGe HBTs," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 645-655, Mar. 2003.
11. A. S. Sedra and K. C. Smith, Microelectronic Circuits, 5th ed. New York: Oxford Univ. Press, 2004.
12. H.-M. Rein and M. Moller, "Design considerations for very-high-speed Si bipolar IC's operating up to 50 Gb/s," IEEE J. Solid-Stale Circuits, vol. 31, no. 8, pp. 1076-1090, Aug. 1996.
13. T. Yamamoto, M. Horinaka, D. Yamazaki, H. Nomura, K. Hashimoto, and H. Onodera, "A 43 Gb/s 2:1 selector IC in 90 nm CMOS technology," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 238-239.
14. A. Ong, S. Benyamin, V. Condito, Q. Lee, J. P. Mattia, D. K. Shaeffer, A. Shahani, X. Si, H. Tao, M. Tarsia, W. Wong, and M. Xu, "A 40-43 Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 234-235.
15. H. Tran, F. Pera, D. S. McPherson, D. Viorel, and S. P. Voinigescu, "6 kΩ, 43 Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range," in IEEE GaAs IC Symp. Tech. Dig., 2003, pp. 241-244.
16. T. O. Dickson, M.-A. LaCroix, S. Boret, D. Gloria, R. Beerkens, and S. P. Voinigescu, "Si-based inductors and transformers for 30-100 GHz applications," in IEEEMTT-S Dig., 2004, pp. 205-208.
17. H. H. Kim, S. Chandrasekhar, C. A. Burrus Jr., and J. Bauman, "A Si BiCMOS transimpedance amplifier for 10-Gb/s SONET receiver," IEEE J. Solid-State, Circuits, vol. 36, no. 5, pp. 769-776, May 2001.
18. Y. M. Greshishchev and P. Schvan, "A 60 dB gain 55 dB dynamic range 10 Gb/s broadband SiGe HBT limiting amplifier," in IEEE ISSCC Dig. Tech. Papers, 1999, pp. 382-383.
19. T. Suzuki, T. Takahashi, T. Hirose, and M. Takigawa, "A 80-Gbit/s D-type flip-flop circuit using InP HEMT technology," in IEEE GaAs IC Symp. Tech. Dig., 2003, pp. 165-186.
20. M. Meghelli, "A 43-Gb/s full-rate clock transmitter in 0.18 μm SiGe BiCMOS technology," in Proc. IEEE BCTM, 2004, pp. 289-292.