A design example of a 65 nm CMOS operational amplifier

International Journal of Circuit Theory and Applications

Volumn 35, Issue 3, 2007, Pages 343-354

  Schlögl, Franz ^a   Zimmermann, Horst ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Cascodes; Common mode control; Gain boost; Gate leakage; Nanometer CMOS; Operational amplifier; Tunnelling currents

Indexed keywords

ANALOG CIRCUITS; DIGITAL CIRCUITS; ELECTRIC CONDUCTANCE; LEAKAGE CURRENTS; LOGIC DESIGN; OPERATIONAL AMPLIFIERS;

COMMON-MODE CONTROL; GAIN BOOST; GATE LEAKAGE; NANOMETER CMOS; OPERATIONAL AMPLIFIER; TUNNELLING CURRENTS;

CMOS INTEGRATED CIRCUITS;

EID: 34249824619     PISSN: 00989886     EISSN: 1097007X     Source Type: Journal    
DOI: 10.1002/cta.401     Document Type: Article

References (17)

1. Adiseno, Ismail M, Olsson H. A wide-band RF front-end for multiband multiStandard high-linearity low-IF wireless receivers. IEEE Journal of Solid-State Circuits 2002; 37:1162-1168.
2. Arkesteijn V, Klumperink E, Nauta B. A wideband high-linearity RF receiver front-end in CMOS. Proceedings of the ESSCIRC, Leuven, Belgium, 2004; 71-74.
3. Nauta B, Annema A. Analog/RF circuit design techniques for nanometersacle IC technologies. ESSCIRC, 2005; 45-53.
4. Pelgrom M, Tuinhout H, Vertregt M. Transistor matching in analog CMOS applications. IEEE IEDM Technical Digest 1998; 915-918. DOI: 10.1109/IEDM.1998.746503
5. Pelgron M, Duinmijer A, Welbers A. Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits 1989; 24(10):1433-1440.
6. Bult K. Analog design in deep sub-micron CMOS. Proceedings of the ESSCIRC, Stockholm, Sweden, 2000; 11-17.
7. Dubois J, Knol J, Bolt M, Tuinhout H, Schmitz J, Stolk P. Impact of source/drain implants on threshold voltage matching in deep sub-micron CMOS technologies. ESSDERC, Florence, Italy, 2002; 115-118.
8. Scholten A, Tiemeijer L, Langevelde R, Havens R, Zegers-van Duijnhoven ATA, Venezia V. Noise modeling for RF CMOS circuit simulation. IEEE Transactions on Electron Devices 2003; ED-50(3):618-632.
9. Langevelde R, Paaschens J, Scholten A, Havens R, Tiemeijer L, Klaasen D. New compact model for induced gate current noise. IEEE IEDM Technical Digest 2003; 867-870.
10. Stek A, Jong G, Jansen T, Bergervoet J, Woerlee P. Circuit design and noise considerations for future blue-ray disc optical storage technology. Digest of Technical Papers, IEEE ISSCC, 2004; 136-137.
11. Gray H, Lewis M. Analysis and Design of Analog Integrated Circuits (4th edn). Wiley: New York, 2001; 309-311.
12. Voo T, Toumazou C. High-speed current mirror resistive compensation technique. IEE Electronics Letters 1995; 32(4):248-250.
13. Palumbo G, Pennisi S. Design methodology and advances in nested-Miller compensation. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 2002; 49(7):893-903.
14. Ivanov V, Filanovsky I. Operational Amplifier Speed and Accuracy Improvement. Kluwer: Dordrecht, 2004; 27.
15. Schlögl F, Zimmermann H. Opamp with 106 dB DC gain in 120nm digital CMOS. ESSCIRC, Estoril, Portugal, 2003; 381-384.
16. Li Z, Yu M, Ma J. A rail-to-rail I/O operational amplifier with 0.5%gm fluctuation using double P-channel differential input pairs. IEEE International Conference on VLSI Design, Hyderabad, India, 2006; 563-568.
17. Schlögl F, Zimmermann H. 1.5 GHz OPAMP in 120nm digital CMOS. ESSCIRC, Leuven, Belgium, 2004; 239-242.