A Sigma-Delta ADC design automation tool with embedded performance estimator

Integration, the VLSI Journal

Volumn 42, Issue 2, 2009, Pages 181-192

  Talay, Selçuk ^a   Deniz, Engin ^a,b   Dündar, Günhan ^a  

^a BOGAZICI UNIVERSITY   (Turkey)

^b DOGUS UNIVERSITY   (Turkey)

Author keywords

Analog to digital converter; Design automation; Performance estimator; Sigma Delta

Indexed keywords

AUTOMATION; COMPUTER AIDED DESIGN; DELTA SIGMA MODULATION; DESIGN; DIGITAL TO ANALOG CONVERSION; FREQUENCY CONVERTERS; MULTICARRIER MODULATION;

ADC DESIGNS; ANALOG-TO-DIGITAL CONVERTER; BUILDING BLOCKS; DESIGN AUTOMATION; DEVELOPED MODELS; DISCRETE TIMES; EXTENSIVE DESIGNS; M TECHNOLOGIES; MULTIBIT; PERFORMANCE ESTIMATOR; SIGMA-DELTA; SYSTEM-LEVEL DESIGNS;

ANALOG TO DIGITAL CONVERSION;

EID: 58149123958     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2008.06.002     Document Type: Article

References (49)

1. In: Candy J.C., and Temes G.C. (Eds). Oversampling Delta-Sigma Data Converters Theory, Design and Simulation (1992), IEEE Press, New York
2. Yao L., Steyaert M., and Sansen W. A 1-v 140 μ w 88-db audio sigma-delta modulator in 90-nm cmos. IEEE J. Solid-State Circuits 39 11 (2004) 1809-1818
3. Rio R., et al. Highly linear 2.5-v cmos Σ Δ modulator for adsl +. IEEE Trans. Circuits Syst. I Regular Pap. 51 1 (2004) 47-62
4. Zou J., Graeb H., Mueller D., and Schlichtmann U. Optimization of sc Σ Δ modulators based on worst-case-aware pareto-optimal fronts. IEEE Custom Integrated Circuits Conference (CICC). San Jose, USA (2007) 607-610
5. Martens E., and Gielen G. Classification of analog synthesis tools based on their architecture selection mechanisms. Integration VLSI J. 41 (2008) 238-252
6. Marques A., Peluso V., Steyaert M., and Sansen W. Optimal parameters for Σ Δ modulator topologies. IEEE Trans. Circuits Syst. II Analog Digital Signal Process. 45 9 (1998) 1232-1241
7. Schreier R. An empirical study of high-order single-bit delta-sigma modulators. IEEE Trans. Circuits Syst. II Analog Digital Signal Process. 40 8 (1993) 461-466
8. Bajdechi O., Gielen G., and Huijsing J. Fast exploration of Σ Δ adc design space. IEEE International Symposium on Circuits and Systems (ISCAS) vol. 2 (2002), Phonix, Arizona 49-52
9. Bajdechi O., Gielen G., and Huijsing J. Systematic design exploration of delta-sigma adc's. IEEE Trans. Circuits Syst. I Regular Pap. 51 1 (2004) 86-95
10. Vogels M., and Gielen G. Figure of merit based selection of a/d converters. IEEE/ACM Design, Automation and Test in Europe (DATE) (2003), Munich, Germany 1090-1091
11. Francken K., and Gielen G.E. A high-level simulation and synthesis environment for delta sigma modulators. IEEE Trans. Comput. Aided Des. 22 8 (2003) 1049-1061
12. Medeiro F., Perez-Verdu B., and Rodriguez-Vazquez A. Top-Down Design of High-Performance Sigma-Delta Modulators (1999), Kluwer Academic Publishers, Netherlands
13. Malcovati P., et al. Behavioral modeling of switched-capacitor sigma-delta modulators. IEEE Trans. Circuits Syst. I Regular Pap. 50 3 (2003) 352-364
14. H. Zhang, A. Doboli, Fast time-domain symbolic simulation for synthesis of sigma-delta analog-digital converters, in: IEEE International Symposium on Circuits and Systems (ISCAS), vol. 5, Vancouver, Canada, 2004, pp. 125-128.
15. Medeiro F., Perez-Verdu B., Rodriguez-Vazquez A., and Huertas J. A vertically integrated tool for automated design of Σ Δ modulators. IEEE J. Solid-State Circuits 30 7 (1995) 762-772
16. J. Ruiz-Amaya, J. Rosa, F. Medeiro, F. Fernandez, R. Rio, B. Perez-Verdu, A. Rodriguez-Vazquez, An optimization-based tool for the high-level synthesis of discrete-time and continuous-time Σ Δ modulators in the matlab/simulink environment, in: IEEE International Symposium on Circuits and Systems (ISCAS), vol. 5, Vancouver, Canada, 2004, pp. 97-100.
17. M. Safi-Harb, G.W. Roberts, Design methodology for broadband delta-sigma analog-to-digital converters, in: Midwest Symposium on Circuits and Systems (MWCAS), vol. 2, Tulsa, Oklahoma, 2002, pp. 231-234.
18. Mar M.F., and Brodersen R.W. A design system for on-chip oversampling a/d interfaces. IEEE Trans. VLSI Syst. 3 3 (1995) 345-354
19. L. Williams, B.A. Wooley, Midas-a functional simulator for mixed digital and analog sampled data systems, in: IEEE International Symposium on Circuits and Systems (ISCAS), vol. 5, San Diego, California, 1992, pp. 2148-2151.
20. Ruiz-Amaya J., de la Rosa J.M., Fernandez F.V., Medeiro F., del Río R., Perez-Verdu B., and Rodriguez-Vazquez A. High-level synthesis of switched-capacitor, switched-current and continuous-time Σ Δ modulators using simulink-based time-domain behavioral models. IEEE Trans. Circuits Syst. I Regular Pap. 52 9 (2005) 1795-1810
21. H. Aboushady, L. de Lamarre, N. Beilleau, M. Louerat, A mixed equation-based and simulation-based design methodology for continuous-time sigma-delta modulators, in: Midwest Symposium on Circuits and Systems (MWCAS), vol. 1, Hiroshima, Japan, 2004, pp. 109-112.
22. R. Sommer, et al., From system specification to layout: seamless top-down design methods for analog and mixed-signal applications, in: IEEE/ACM Design, Automation and Test in Europe (DATE) Paris, France, 2002, pp. 884-891.
23. Morgado A., Rivas V.J., del Rio R., Castro-Lopez R., Fernandez F., and de la Rosa J.M. Behavioral modeling simulation and synthesis of multi-standard wireless receivers in matlab/simulink. Integration VLSI J. 41 (2008) 269-280
24. Brigati S., Francesconi F., Malcovati P., and Maloberti F. A fourth-order single-bit switched-capacitor Σ-Δ modulator for distributed sensor applications. IEEE Trans. Instrum. Meas. 53 2 (2004) 266-270
25. Morizio J., et al. 14-bit 22-ms/s sigma-delta adc's. IEEE J. Solid-State Circuits 35 7 (2000) 968-976
26. Balki{dotless}r S., Dündar G., and Öǧrenci A. Analog VLSI Design Automation (2003), CRC Press, Boca Raton
27. Yu G., and Li P. Efficient look-up-table-based modeling for robust design of Σ Δ adc's. IEEE Trans. Circuits Syst. I Regular Pap. 54 7 (2007) 1513-1528
28. Gielen G., and Rutenbar R. Computer-aided design of analog and mixed-signal integrated circuits. Proc. IEEE 88 12 (2000) 1825-1852
29. Suarez G., Jimenez M., and Fernandez F.O. Behavioral modeling methods for switched-capacitor Σ Δ modulators. IEEE Trans. Circuits Syst. I Regular Pap. 54 6 (2007) 1236-1244
30. A. Fornasari, P. Malcovati, P. Maloberti, Improved modeling of sigma-delta modulator non-idealities in simulink, in: IEEE International Symposium on Circuits and Systems (ISCAS), vol. 6, Kobe, Japan, 2005, pp. 5982-5985.
31. Koe W., and Zhang J. Understanding the effect of circuit non-idealities on sigma-delta modulator. IEEE International Workshop on Behavioral Modeling and Sim, BMAS. Santa Rosa, California (2002) 94-101
32. Hamoui A.A., Alhajj T., and Taherzadeh-Sani M. Behavioral modeling of opamp gain and dynamic effects for power optimization of delta-sigma modulators and pipelined adc's. International Symposium on Low Power Electronics and Design (ISLPED). Tegernsee, Germany (2006) 330-333
33. Gong F., and Wu X. System level power optimization of sigma-delta modulator. IEEE/ACM Design, Automation and Test in Europe (DATE). Nice, France (2007) 1-4
34. Castro-Lopez R., Fernandez F.V., Medeiro F., and Rodriguez-Vazquez A. Behavioural modelling and simulation of Σ Δ modulators using hardware description languages. IEEE/ACM Design, Automation and Test in Europe (DATE). Munich, Germany (2003) 168-173
35. T. Yamamoto, T. Suzuki, H. Asai, Concurrent design of delta-sigma modulator using behavioral modeling and simulation with the verilog-a, in: IEEE Custom Integrated Circuits Conference (CICC), vol. 35, San Jose, California, 2006, pp. 1-4.
36. Dong Y., and Opal A. An overview on computer-aided analysis techniques for sigma-delta modulators. IEEE International Symposium on Circuits and Systems (ISCAS). Sydney, Australia (2001) 423-426
37. Robertini A., and Güggenbühl W. Errors in sc circuits derived from linearly modeled amplifiers and switches. IEEE Trans. Circuits Syst. I Regular Pap. 39 2 (1992) 93-101
38. Talay S., and Dündar G. Jitter model of sigma-delta a/d converters. Signal Processing and Communications Applications Conference (SIU). Kuşadasi{dotless}, Turkey (2004) 371-374 (in Turkish)
39. Talay S., and Dündar G. Slew-rate effect in first order sigma-delta adc's. IEEE Mediterranean Electrotechnical Conference. Dubrovnik, Crotia (2004) 95-98
40. Geerts Y., Steyaert M., and Sansen W. A high-performance multibit Σ Δ cmos adc. IEEE J. Solid-State Circuits 35 12 (2000) 1829-1840
41. Medeiro F., Perez-Verdu B., Rosa J., and Rodriguez-Vazquez A. Fourth-order cascade sc Σ Δ modulators: a comparative study. IEEE Trans. Circuits Syst. I Regular Pap. 45 10 (1998) 1041-1051
42. Saglamdemir O., Yetik O., Talay S., and Dundar G. A coefficient optimization and architecture selection tool for Σ Δ modulators considering component non-idealities. ACM Great Lakes Symposium on VLSI. Stresa, Italy (2007) 1-6
43. S. Talay, G. Dündar, High speed design tool for flash and pipeline adc's, in: European Conference on Circuit Theory and Design, vol. 2, Krakow, Poland, 2003, pp. 213-216.
44. Enz C., Krummenacher F., and Vittoz E.A. An analytical mos transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integrated Circuits Signal Process. 8 (1995) 83-114
45. M. Bucher, Analysis of transconductances in deep submicron cmos with ekv 3.0, MOS Models Parameter Extraction Workgroup, Erfurt, Germany, 2002.
46. D. Stefanovic, M. Kayal, Bsim2ekv: Bsim3.3 to ekv 2.6 model library file automatic conversion, MOS Modeling and Parameter Extraction Working Group Workshop, Lausanne, 2004.
47. P. Mawet, Low-power circuits and beyond; a designer's prospective on the ekv model and its usage, MOS Modeling and Parameter Extraction Working Group Workshop, Montreux, 2006.
48. EPFL, Ekv model for 0.5 μ m〈 http://legwww.epfl.ch/ekv/〉.
49. Morgado A., del Rio R., de la Rosa J., Medeiro F., Perez-Verdu B., Fernandez F., and Rodriguez-Vazquez A. Reconfiguration of cascade Σ Δ modulators for multistandard gsm/bluetooth/umts/wlan transceivers. IEEE International Symposium on Circuits and Systems (ISCAS) (2006) 1884-1887