Behavioral modeling of opamp gain and dynamic effects for power optimization of delta-sigma modulators and pipelined ADCs

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2006, Issue , 2006, Pages 330-333

  Hamoui, Anas A ^a   Alhajj, T ^a   Taherzadeh Sani, M ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

Analog to digital conversion; Behavioral modeling; Discrete time systems; Sigma delta ( ) modulation; Synthesis

Indexed keywords

COMPUTER SIMULATION; DISCRETE TIME CONTROL SYSTEMS; HARMONIC DISTORTION; OPERATIONAL AMPLIFIERS; OPTIMIZATION; TRANSFER FUNCTIONS;

BEHAVIORAL MODELING; FEEDBACK CAPACITOR; INTEGRATORS; SLEW RATE;

DELTA SIGMA MODULATION;

EID: 34247217985     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1165573.1165651     Document Type: Conference Paper

References (11)

1. J. Ruiz-Amaya et. al., "Behavioral modeling, simulation and high-level synthesis of pipeline A/D converters," in Proc. IEEE Int. Symp. Circuits Syst., May 2005, pp. 5609 - 5612.
2. K. Francken and G. Gielen, "A high-level simulation and synthesis environment for ΔΣ modulators," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 8, pp. 1049-1061, Aug. 2003.
3. J. Ruiz-Amaya et al., "High-level synthesis of switched-capacitor, switched-current and continuous-time ΔΣ modulators using SIMULINK-based time-domain behavioral models," IEEE Trans. Circuits Syst. I, vol. 52, no. 9, pp. 1795-1810, Sept. 2005.
4. E. Bilhan et. al, "Behavioral model of pipeline ADC by using SIMULINK," in Proc. Southwest Symp. Mixed-Signal Design, Feb. 2001, pp. 147-151.
5. P. Malcovati et al., "Behavioral modeling of switched-capacitor sigma-delta modulators," IEEE Trans. Circuits Syst. I, vol. 50, pp. 352-364, Mar. 2003.
6. H. Zare-Hoseini, I. Kale, and O. Shoaei, "Modeling of switched-capacitor delta-sigma modulators in SIMULINK," IEEE Trans. Instrumentation and Measurement, vol. 54, no. 4, Aug. 2005, pp. 1646 - 1654.
7. R. del Rio et al., "Reliable analysis of settling errors in SC integrators - application to the design of high-speed modulators," in Proc. IEEE Int. Symp. Circuits Syst., May 2000, vol. 4, pp. 417-420.
8. A. S. Sedra & K. C. Smith, Microelectronic Circuits, 5th ed. Oxford: 2003.
9. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. Wiley: 2001.
10. A. A. Hamoui and K. Martin, Delta-Sigma Data Converters in Low- Voltage CMOS for Broadband Digital Communication. Dordrecht, Netherlands: Springer, to be published in 2007.
11. A. A. Hamoui and K. Martin, "High-order Multibit Modulators and Pseudo Data-Weighted-Averaging in Low-Oversampling ΔΣ ADCs for Broad-band Applications," IEEE Trans. Circuits Syst. I, vol. 51, no. 1, pp. 72-85, Jan. 2004.