-
1
-
-
34547095362
-
Look-up-table-based simulation and statistical modeling of sigma-delta ADCs
-
Jul
-
G. Yu and P. Li, "Look-up-table-based simulation and statistical modeling of sigma-delta ADCs," in Proc. IEEE/ACMDesign Autom. Conf. Jul. 2006, pp. 1035-1040.
-
(2006)
Proc. IEEE/ACMDesign Autom. Conf
, pp. 1035-1040
-
-
Yu, G.1
Li, P.2
-
2
-
-
0003573558
-
-
Piscataway, NJ: IEEE Press
-
S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation. Piscataway, NJ: IEEE Press, 1997.
-
(1997)
Delta-Sigma Data Converters: Theory, Design, and Simulation
-
-
Norsworthy, S.R.1
Schreier, R.2
Temes, G.C.3
-
3
-
-
0034833288
-
Modeling and analysis of manufacturing variations
-
Jun
-
S. R. Nassif, "Modeling and analysis of manufacturing variations," in Proc. IEEE Custom Integr. Circuits Conf., Jun. 2001, pp. 223-228.
-
(2001)
Proc. IEEE Custom Integr. Circuits Conf
, pp. 223-228
-
-
Nassif, S.R.1
-
4
-
-
0037346346
-
Understanding MOSFET mismatch for analog design
-
Mar
-
P. G. Drennan and C. C. McAndrew, "Understanding MOSFET mismatch for analog design," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 450-456, Mar. 2003.
-
(2003)
IEEE J. Solid-State Circuits
, vol.38
, Issue.3
, pp. 450-456
-
-
Drennan, P.G.1
McAndrew, C.C.2
-
5
-
-
0020180895
-
CAzM:ACircuit analyzer with macromodeling
-
Sep
-
W. M. Goughran, E. Grosse, and D. J. Rose, "CAzM:ACircuit analyzer with macromodeling," IEEE Trans. Electron Devices, vol. 30, no. 9, pp. 1207-1213, Sep. 1983.
-
(1983)
IEEE Trans. Electron Devices
, vol.30
, Issue.9
, pp. 1207-1213
-
-
Goughran, W.M.1
Grosse, E.2
Rose, D.J.3
-
6
-
-
0025401253
-
Table-based modeling of delta-sigma modulators
-
Mar
-
R. J. Bishop, J. J. Paulos, M. B. Steer, and S. H. Ardalan, "Table-based modeling of delta-sigma modulators," IEEE Trans. Circuits Syst., vol. 37, no. 3, pp. 447-451, Mar. 1990.
-
(1990)
IEEE Trans. Circuits Syst
, vol.37
, Issue.3
, pp. 447-451
-
-
Bishop, R.J.1
Paulos, J.J.2
Steer, M.B.3
Ardalan, S.H.4
-
7
-
-
0025384501
-
Table-based modeling of delta-sigma modulators using ZSIM
-
Feb
-
G. T. Brauns, R. J. Bishop, M. B. Steer, J. J. Paulos, and S. H. Ardalan, "Table-based modeling of delta-sigma modulators using ZSIM," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 9, no. 2, pp. 142-150, Feb. 1990.
-
(1990)
IEEE Trans. Computer-Aided Design Integr. Circuits Syst
, vol.9
, Issue.2
, pp. 142-150
-
-
Brauns, G.T.1
Bishop, R.J.2
Steer, M.B.3
Paulos, J.J.4
Ardalan, S.H.5
-
8
-
-
0036494662
-
Prediction of analog performance parameters using fast transient testing
-
Mar
-
P. N. Variyam, S. Cherubal, and A. Chatterjee, "Prediction of analog performance parameters using fast transient testing," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 21, no. 3, pp. 349-361, Mar. 2002.
-
(2002)
IEEE Trans. Computer-Aided Design Integr. Circuits Syst
, vol.21
, Issue.3
, pp. 349-361
-
-
Variyam, P.N.1
Cherubal, S.2
Chatterjee, A.3
-
11
-
-
34547098465
-
-
Affirma Spectre Circuit Simulator User Guide, Cadence Design Systems, San Jose, CA, 2000.
-
"Affirma Spectre Circuit Simulator User Guide," Cadence Design Systems, San Jose, CA, 2000.
-
-
-
-
12
-
-
34547102355
-
-
Matlab User Guide, The MathWorks, Inc., Natick, MA, 2006.
-
"Matlab User Guide," The MathWorks, Inc., Natick, MA, 2006.
-
-
-
-
13
-
-
17044407571
-
On-line adaptation of grid-based look-up tables using a fast linear regression technique
-
Dec
-
M. Vogt, N. Muller, and R. Lsermann, "On-line adaptation of grid-based look-up tables using a fast linear regression technique," J. Dyn. Syst. Measur. Contr., vol. 126, pp. 732-739, Dec. 2004.
-
(2004)
J. Dyn. Syst. Measur. Contr
, vol.126
, pp. 732-739
-
-
Vogt, M.1
Muller, N.2
Lsermann, R.3
-
15
-
-
0024931842
-
An efficient methodology for building macromodels of IC fabrication processes
-
Dec
-
K. K. Low and S. W. Director, "An efficient methodology for building macromodels of IC fabrication processes," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 8, no. 12, pp. 1299-1313, Dec. 1989.
-
(1989)
IEEE Trans. Computer-Aided Design Integr. Circuits Syst
, vol.8
, Issue.12
, pp. 1299-1313
-
-
Low, K.K.1
Director, S.W.2
-
16
-
-
29544433143
-
-
Hoboken, NJ: Wiley
-
G. E. P. Box, J. S. Hunter, and W. G. Hunter, Statistics for Experimenters: Design, Innovation, and Discovery. Hoboken, NJ: Wiley, 2005.
-
(2005)
Statistics for Experimenters: Design, Innovation, and Discovery
-
-
Box, G.E.P.1
Hunter, J.S.2
Hunter, W.G.3
-
17
-
-
0034476235
-
Optimal INL/DNL testing of A/D converters using a linear model
-
Oct
-
S. Cherubal and A. Chatterjee, "Optimal INL/DNL testing of A/D converters using a linear model," in Proc. IEEE Int. Test Conf., Oct. 2000, pp. 358-366.
-
(2000)
Proc. IEEE Int. Test Conf
, pp. 358-366
-
-
Cherubal, S.1
Chatterjee, A.2
-
18
-
-
0033353554
-
Estimating the integral nonlinearity of AD-converters via the frequency domain
-
Atlantic City, NJ, Sep
-
N. Csizmadia and A. J. E. M. Janssen, "Estimating the integral nonlinearity of AD-converters via the frequency domain," in IEEE Int. Test Conf., Atlantic City, NJ, Sep. 1999, pp. 757-762.
-
(1999)
IEEE Int. Test Conf
, pp. 757-762
-
-
Csizmadia, N.1
Janssen, A.J.E.M.2
-
19
-
-
33646395053
-
-
Stanford, CA: Stanford University
-
S. Babii, L. A. Williams, B. E. Boser, and B. A. Wooley, MIDAS User Manual. Stanford, CA: Stanford University, 1997.
-
(1997)
MIDAS User Manual
-
-
Babii, S.1
Williams, L.A.2
Boser, B.E.3
Wooley, B.A.4
-
20
-
-
0028480268
-
Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design
-
Aug
-
J. A. Power, B. Donnellan, A. Mathewson, and W. A. Lane, "Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design," IEEE Trans. Semicond. Manufact., vol. 7, no. 3, pp. 306-318, Aug. 1994.
-
(1994)
IEEE Trans. Semicond. Manufact
, vol.7
, Issue.3
, pp. 306-318
-
-
Power, J.A.1
Donnellan, B.2
Mathewson, A.3
Lane, W.A.4
-
21
-
-
84900299278
-
The influence and modeling of process variation and device mismatching for analog/RF circuit design
-
Apr, D046 8
-
Y. Cheng, "The influence and modeling of process variation and device mismatching for analog/RF circuit design," in Proc. 4th IEEE Int. Caracas Conf. Devices, Circuits Syst., Apr. 2002, pp. D046 1-D046 8.
-
(2002)
Proc. 4th IEEE Int. Caracas Conf. Devices, Circuits Syst
-
-
Cheng, Y.1
-
22
-
-
0020301923
-
Random errors in MOS capacitors
-
Dec
-
J. Shyu, G. Tems, and K. Yao, "Random errors in MOS capacitors," IEEE J. Solid-State Circuits, vol. SC-17, no. 6, pp. 1070-1076, Dec. 1982.
-
(1982)
IEEE J. Solid-State Circuits
, vol.SC-17
, Issue.6
, pp. 1070-1076
-
-
Shyu, J.1
Tems, G.2
Yao, K.3
|