An overview on computer-aided analysis techniques for sigma-delta modulators

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 5, Issue , 2001, Pages 423-426

  Dong, Yikui ^a   Opal, Ajoy ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; COMPUTER AIDED ANALYSIS; DELTA MODULATION; DELTA SIGMA MODULATION; MODULATORS; RADIO RECEIVERS; TIMING JITTER; COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; JITTER; SPURIOUS SIGNAL NOISE;

CIRCUIT NOISE; CLOCK-JITTER; COMPUTER AIDED CIRCUIT ANALYSIS; ELECTRICAL CIRCUIT; NONIDEAL EFFECTS; SIGMA DELTA MODULATOR; STATE OF THE ART;

ELECTRIC NETWORK ANALYSIS; MODULATORS;

DITHERING;

EID: 0035012556     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2001.922075     Document Type: Conference Paper

References (17)

1. M. W. Hauser and R. W. Brodersen, "Circuit and technology considerations for MOS delta-sigma A/D converters, " Proc. IEEE ISCAS, pp. 1310-1315, 1986.
2. E. J. van der Zwan and E. C. Dijkmans, "A 0.2-mW CMOS SA modulator for speech coding with 80 dB dynamic range, " IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1873-1880, December 1996.
3. Y. Dong, Noise and Clock Jitter Analysis of Sigma-Delta Modulators and Periodically Switched Linear Networks, Ph.D. thesis, University of Waterloo, Waterloo, Canada, 1999.
4. Y. Dong and A. Opal, "Time domain thermal noise simulation of switched capacitor circuits and delta sigma modulators, " IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 473-481, April 2000.
5. Y. Dong and A. Opal. "Fast time-domain noise simulation of sigma-delta converters and periodically switched linear networks, " Proc. IEEEISCAS, vol. VI, pp. 114-117, May 1998.
6. Y. Dong and A. Opal, "Dithering effect simulation for sigma-delta modulators with the presence of thermal noise, " Proc. IEEE CCECE, pp. 353-356, May 1998.
7. Y. Dong and A. Opal, "Efficient monte-carlo thermal noise simulation for sigma-delta modulators, " Proc. IEEE CICC, pp. 499-502, May 1997.
8. J. Vlach and K. Singhal, Computer Methods for Circuit Analysis and Design, Van Nostrand Reinhold, New York, 2nd edition, 1994.
9. L. A. Williams III and B. A. Wooley, "MIDAS-a functional simulator for mixed digital and analog sampled data systems, " Proc. IEEEISCAS, pp. 2148-2151, 1992.
10. K. Suyama, S. Fang, and Y. P. Tsividis, "Simulation of mixed switched-capacitor/digital networks with signal-driven switches, " IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1403-1412, December 1990.
11. V. Liberali, V. F. Dias, M. Ciapponi, and F. Maloberti, "TOSCA: A simulator for switched-capacitor noise-shaping A/D converters, " IEEE Trans. Computer-Aided Design, vol. 12, no. 9, pp. 1376-1386, September 1993.
12. C. M. Wolff, The Analysis and Simulation of Delta-Sigma Modulators, Ph.D. thesis, Carnegie Mellon University, Pennsylvania, USA, 1990.
13. R. J. Trihy and R. A. Rohrer, "A switched capacitor circuit simulator: AWEswit, " IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 217-225, March 1994.
14. A. Opal, "Sampled data simulation of linear and nonlinear circuits, " IEEE Trans. Computer-Aided Design, vol. 15, no. 3, pp. 295-307, March 1996.
15. A. A. Beex and M. P. Fargues, "Analysis of clock jitter in switched-capacitor systems, " IEEE Trans. Circuits and Systems I, vol. 39, no. 7, pp. 506-519, July 1992.
16. A. Nacaroglu and M. Koksal, "Analysis of the effect of periodic fluctuation of switching instants on the transfer characteristics of switched capacitor networks, " Int. J. Circ. Theor. Appl., vol. 22, pp. 15-24, 1994.
17. R. J. Bishop, J. J. Paulos, M. B. Steer, and S. H. Ardalan, "Table-based simulation of delta-sigma modulators, " IEEE Trans. Circuits and Systems, vol. 37, no. 3, pp. 447-451, March 1990.