-
1
-
-
0038185571
-
-
Category: Control Systems, File: SD Toolbox [Online]
-
Category: Control Systems, File: SD Toolbox [Online]. Available: http://www.mathworks.com/matlabcentral.fileexchange
-
-
-
-
2
-
-
0025533303
-
A monolithic 20-b delta-sigma A/D converter
-
Dec.
-
B. P. Del Signore, D. A. Kerth, N. S. Sooch, and E. J. Swanson, "A monolithic 20-b delta-sigma A/D converter," IEEE J. Solid-State Circuits, vol. 25, pp. 1311-1317, Dec. 1990.
-
(1990)
IEEE J. Solid-State Circuits
, vol.25
, pp. 1311-1317
-
-
Del Signore, B.P.1
Kerth, D.A.2
Sooch, N.S.3
Swanson, E.J.4
-
3
-
-
0028134540
-
A 120 dB linear switched-capacitor delta-sigma modulator
-
D. A. Kerth, D. B. Kasha, T. G. Melissinos, D. S. Piasecki, and E. J. Swanson, "A 120 dB linear switched-capacitor delta-sigma modulator," in Proc. IEEE Int. Solid-State Circuit Conf. (ISSCC '94), San Francisco, CA, 1994, pp. 196-197.
-
Proc. IEEE Int. Solid-State Circuit Conf. (ISSCC '94), San Francisco, CA, 1994
, pp. 196-197
-
-
Kerth, D.A.1
Kasha, D.B.2
Melissinos, T.G.3
Piasecki, D.S.4
Swanson, E.J.5
-
4
-
-
0031188064
-
A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging
-
July
-
O. Nys and R. K. Anderson, "A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging," IEEE J. Solid-State Circuits, vol. 32, pp. 933-942, July 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 933-942
-
-
Nys, O.1
Anderson, R.K.2
-
5
-
-
0003573558
-
Delta-sigma data converters
-
Piscataway, NJ: IEEE Press
-
S. R. Norsworthy, R. Schreier, and G. C. Temes, "Delta-sigma data converters," in Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1997.
-
(1997)
Theory, Design and Simulation
-
-
Norsworthy, S.R.1
Schreier, R.2
Temes, G.C.3
-
6
-
-
0028386026
-
A switched capacitor circuit simulator: AWEswit
-
Mar.
-
R. Trihy and R. Rohrer, "A switched capacitor circuit simulator: AWEswit," IEEE J. Solid-State Circuits, vol. 29, pp. 217-225, Mar. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 217-225
-
-
Trihy, R.1
Rohrer, R.2
-
7
-
-
0025384501
-
Table-based modeling of delta-sigma modulators using ZSIM
-
Feb.
-
G. Brauns, R. Bishop, M. Steer, J. Paulos, and S. Ardalan, "Table-based modeling of delta-sigma modulators using ZSIM," IEEE Trans. Comput. Aided Design, vol. 9, pp. 142-150, Feb. 1990.
-
(1990)
IEEE Trans. Comput. Aided Design
, vol.9
, pp. 142-150
-
-
Brauns, G.1
Bishop, R.2
Steer, M.3
Paulos, J.4
Ardalan, S.5
-
8
-
-
84893723060
-
SSDSIM-a very fast and versatile simulator for SD-modulators
-
M. Lansirinne and K. Halonen, "SSDSIM-a very fast and versatile simulator for SD-modulators," in Proc. ECCTD'99, Sept. 1999, pp. 1071-1074.
-
Proc. ECCTD'99, Sept. 1999
, pp. 1071-1074
-
-
Lansirinne, M.1
Halonen, K.2
-
11
-
-
0037510234
-
-
[Online]
-
SigDel, R. Schreier [Online]. Available: http://www.mathworks.com/matlabcentral/fileexchange/index.jsp
-
-
-
Sigdel, R.S.1
-
13
-
-
0033310595
-
Analysis of timing jitter in bandpass sigma-delta modulators
-
Aug.
-
H. Hai Tao, L. Toth, and J. M. Khoury, "Analysis of timing jitter in bandpass sigma-delta modulators," IEEE Trans. Circuits Syst. II, vol. 46, pp. 991-1001, Aug. 1999.
-
(1999)
IEEE Trans. Circuits Syst. II
, vol.46
, pp. 991-1001
-
-
Hai Tao, H.1
Toth, L.2
Khoury, J.M.3
-
14
-
-
0024124005
-
The design of sigma-delta modulation analog-to-digital converters
-
Dec.
-
B. E. Boser and B. A. Wooley, "The design of sigma-delta modulation analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 23, pp. 1298-1308, Dec. 1988.
-
(1988)
IEEE J. Solid-State Circuits
, vol.23
, pp. 1298-1308
-
-
Boser, B.E.1
Wooley, B.A.2
-
15
-
-
0026970507
-
Noise in mixed continuous-time switched-capacitor sigma-delta modulators
-
Dec.
-
V. F. Dias, G. Palmisano, and F. Maloberti, "Noise in mixed continuous-time switched-capacitor sigma-delta modulators," Proc. Inst. Elect. Eng. G, vol. 139, pp. 680-684, Dec. 1992.
-
(1992)
Proc. Inst. Elect. Eng. G
, vol.139
, pp. 680-684
-
-
Dias, V.F.1
Palmisano, G.2
Maloberti, F.3
-
16
-
-
0030286542
-
Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization
-
Nov.
-
C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, pp. 584-1614, Nov. 1996.
-
(1996)
Proc. IEEE
, vol.84
, pp. 584-1614
-
-
Enz, C.C.1
Temes, G.C.2
-
17
-
-
0019023057
-
Finite amplifier gain and bandwidth effects in switched-capacitor filters
-
June
-
G. Temes, "Finite amplifier gain and bandwidth effects in switched-capacitor filters," IEEE J. Solid-State Circuits, vol. 15, pp. 358-361, June 1980.
-
(1980)
IEEE J. Solid-State Circuits
, vol.15
, pp. 358-361
-
-
Temes, G.1
-
18
-
-
0028561550
-
Modeling opamp-induced harmonic distortion for switched-capacitor ΣΔ modulator design
-
F. Medeiro, B. Perez-Verdu, A. Rodriguez-Vazquez, and J. L. Huertas, "Modeling opamp-induced harmonic distortion for switched-capacitor ΣΔ modulator design," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS '94), vol. 5, London, U.K., May 1994, pp. 445-448.
-
Proc. IEEE Int. Symp. Circuits and Systems (ISCAS '94), Vol. 5, London, U.K., May 1994
, pp. 445-448
-
-
Medeiro, F.1
Perez-Verdu, B.2
Rodriguez-Vazquez, A.3
Huertas, J.L.4
-
19
-
-
0029510063
-
Combined air humidity and flow CMOS microsensor with on-chip 15 bit sigma-delta A/D interface
-
P. Malcovati, A. Häberli, F. Mayer, O. Paul, F. Maloberti, and H. Baltes, "Combined air humidity and flow CMOS microsensor with on-chip 15 bit sigma-delta A/D interface," in Dig. IEEE VLSI Circuit Symp. (VLSI '95), Kyoto, Japan, Jun. 1995. pp. 45-46.
-
Dig. IEEE VLSI Circuit Symp. (VLSI '95), Kyoto, Japan, Jun. 1995
, pp. 45-46
-
-
Malcovati, P.1
Häberli, A.2
Mayer, F.3
Paul, O.4
Maloberti, F.5
Baltes, H.6
-
20
-
-
3242739589
-
A 3.3 V CMOS 10.7 MHz 6th-order bandpass sigma-delta modulator with 78 dB dynamic range
-
D. Tonietto, P. Cusinato, F. Stefani, and A. Baschirotto, "A 3.3 V CMOS 10.7 MHz 6th-order bandpass sigma-delta modulator with 78 dB dynamic range," in Proc. IEEE Eur. Solid-State Circuit Conf. (ESSCIRC '99), Duisburg, Germany, Sep. 1999, pp. 78-81.
-
Proc. IEEE Eur. Solid-State Circuit Conf. (ESSCIRC '99), Duisburg, Germany, Sep. 1999
, pp. 78-81
-
-
Tonietto, D.1
Cusinato, P.2
Stefani, F.3
Baschirotto, A.4
-
21
-
-
0038185568
-
Considerations for the design of a 10.7 MHz band-pass sigma-delta modulator
-
D. Tonietto, P. Cusinato, F. Stefani, and A. Baschirotto, "Considerations for the design of a 10.7 MHz band-pass sigma-delta modulator," in Proc. Eur. Conf. Circuit Theory and Design (ECCTD '99), Stresa, Italy, Aug. 1999, pp. 5-8.
-
Proc. Eur. Conf. Circuit Theory and Design (ECCTD '99), Stresa, Italy, Aug. 1999
, pp. 5-8
-
-
Tonietto, D.1
Cusinato, P.2
Stefani, F.3
Baschirotto, A.4
|