-
3
-
-
0025401253
-
Table-based simulation of delta-sigma modulators
-
Mar
-
R. Bishop, J. Paulos, M. Steer, and S. Ardalan, "Table-based simulation of delta-sigma modulators," IEEE Trans. Circuits Syst., vol. 37, no. 3, pp. 447-451, Mar. 1990.
-
(1990)
IEEE Trans. Circuits Syst
, vol.37
, Issue.3
, pp. 447-451
-
-
Bishop, R.1
Paulos, J.2
Steer, M.3
Ardalan, S.4
-
4
-
-
0033720542
-
Reliable analysis of settling errors in SC integrators-Application to the design of high-speed sigma-delta modulators
-
R. D. Rio, F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, "Reliable analysis of settling errors in SC integrators-Application to the design of high-speed sigma-delta modulators," in Proc. IEEE Int. Symp. Circuits Syst., 2000, vol. 4, pp. 417-420.
-
(2000)
Proc. IEEE Int. Symp. Circuits Syst
, vol.4
, pp. 417-420
-
-
Rio, R.D.1
Medeiro, F.2
Perez-Verdu, B.3
Rodriguez-Vazquez, A.4
-
5
-
-
0028388460
-
A third-order sigma-delta modulator with extended dynamic range
-
Mar
-
L. A. Williams and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," IEEE J. Solid State Circuits, vol. 29, no. 3, pp. 193-202, Mar. 1994.
-
(1994)
IEEE J. Solid State Circuits
, vol.29
, Issue.3
, pp. 193-202
-
-
Williams, L.A.1
Wooley, B.A.2
-
6
-
-
0026820287
-
Fundamental limitations of switched-capacitor sigma-delta modulators
-
V. Dias, G. Palmisano, P. O'Leary, and F. Maloberti, "Fundamental limitations of switched-capacitor sigma-delta modulators," Proc. IEE Circuits Devices Syst., vol. 139, pp. 27-32, 1992.
-
(1992)
Proc. IEE Circuits Devices Syst
, vol.139
, pp. 27-32
-
-
Dias, V.1
Palmisano, G.2
O'Leary, P.3
Maloberti, F.4
-
7
-
-
0028561550
-
Modeling OpAmp-induced harmonic distortion for switch-capacitor sigma-delta modulator design
-
F. Medeiro, B. Perez-Verdu, A. Rodriguez-Vazquez, and J. Huertas, "Modeling OpAmp-induced harmonic distortion for switch-capacitor sigma-delta modulator design," in Proc. IEEE Int. Symp. Circuits Syst., 1994, vol. 5, pp. 445-448.
-
(1994)
Proc. IEEE Int. Symp. Circuits Syst
, vol.5
, pp. 445-448
-
-
Medeiro, F.1
Perez-Verdu, B.2
Rodriguez-Vazquez, A.3
Huertas, J.4
-
8
-
-
0031629861
-
Power optimization of sigma-delta analog-to-digital converters based on slewing and partial settling considerations
-
R. Naikanaware and T. Fiez, "Power optimization of sigma-delta analog-to-digital converters based on slewing and partial settling considerations," in Proc. IEEE Int. Symp. Circuits Syst., 1998, vol. 1, pp. 360-364.
-
(1998)
Proc. IEEE Int. Symp. Circuits Syst
, vol.1
, pp. 360-364
-
-
Naikanaware, R.1
Fiez, T.2
-
9
-
-
0023327244
-
Transient analysis of charge transfer in SC filters: Gain and error distortion
-
Apr
-
W. Sansen, "Transient analysis of charge transfer in SC filters: Gain and error distortion," IEEE J. Solid State Circuits, vol. SC-22, no. 2, pp. 268-276, Apr. 1987.
-
(1987)
IEEE J. Solid State Circuits
, vol.SC-22
, Issue.2
, pp. 268-276
-
-
Sansen, W.1
-
11
-
-
0026817769
-
Errors in SC circuits derived from linearly modeled amplifiers and switches
-
Feb
-
A. Robertini and W. Guggenbuhl, "Errors in SC circuits derived from linearly modeled amplifiers and switches," IEEE Trans. Circuits Syst., vol. 39, no. 2, pp. 93-101, Feb 1992.
-
(1992)
IEEE Trans. Circuits Syst
, vol.39
, Issue.2
, pp. 93-101
-
-
Robertini, A.1
Guggenbuhl, W.2
-
13
-
-
0033149701
-
Effect of switch resistance on the SC settling time
-
Jun
-
U. Chilakapati and T. Fiez, "Effect of switch resistance on the SC settling time," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 6, pp. 810-816, Jun. 1999.
-
(1999)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.46
, Issue.6
, pp. 810-816
-
-
Chilakapati, U.1
Fiez, T.2
-
15
-
-
0029180606
-
A nonlinear macromodel for CMOS OTAs
-
G. Gomez, S. Embabi, E. Sanchez-Sinencio, and M. Lefebvre, "A nonlinear macromodel for CMOS OTAs," in Proc. IEEE Int. Symp. Circuits Syst. 1995, vol. 2, pp. 920-923.
-
(1995)
Proc. IEEE Int. Symp. Circuits Syst
, vol.2
, pp. 920-923
-
-
Gomez, G.1
Embabi, S.2
Sanchez-Sinencio, E.3
Lefebvre, M.4
-
16
-
-
0032736202
-
Modeling sigma-delta modulator nonidealities in Simulink
-
S. Brigati, F. Francesconi, P. Malcovati, D. Tonietto, A. Baschirotto, and F. Maloberti, "Modeling sigma-delta modulator nonidealities in Simulink," in Proc. IEEE Int. Symp. Circuits Syst., 1999, vol. 2, pp. 384-387.
-
(1999)
Proc. IEEE Int. Symp. Circuits Syst
, vol.2
, pp. 384-387
-
-
Brigati, S.1
Francesconi, F.2
Malcovati, P.3
Tonietto, D.4
Baschirotto, A.5
Maloberti, F.6
-
17
-
-
0020165908
-
Noise sources and calculation techniques for switched-capacitor filters
-
Aug
-
J. H. Fisher, "Noise sources and calculation techniques for switched-capacitor filters," IEEE J. Solid State Circuits, vol. SC-17, no. 4, pp. 742-752, Aug 1982.
-
(1982)
IEEE J. Solid State Circuits
, vol.SC-17
, Issue.4
, pp. 742-752
-
-
Fisher, J.H.1
-
18
-
-
0026678367
-
Multibit ∑ΔM A/D converter incorporating a novel class of dynamic element matching techniques
-
Jan
-
B. Leung and S. Sutarja, "Multibit ∑ΔM A/D converter incorporating a novel class of dynamic element matching techniques," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 1, pp. 35-51, Jan. 1992.
-
(1992)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.39
, Issue.1
, pp. 35-51
-
-
Leung, B.1
Sutarja, S.2
-
19
-
-
0031209101
-
A second-order double-sampled delta-sigma modulator using individual-level averaging
-
Aug
-
C. Thanh, S. Lewis, and P. Hurst, "A second-order double-sampled delta-sigma modulator using individual-level averaging," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1269-1273, Aug 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.8
, pp. 1269-1273
-
-
Thanh, C.1
Lewis, S.2
Hurst, P.3
-
20
-
-
0036104771
-
A 1.5 V 2.4/2.9 mW 79/50 dB DR SD modulator for GSM-WCDMA in a 0.13-μm digital process
-
G. Gomez and B. Haroun, "A 1.5 V 2.4/2.9 mW 79/50 dB DR SD modulator for GSM-WCDMA in a 0.13-μm digital process," in ISSCC, 2002, pp. 467-469.
-
(2002)
ISSCC
, pp. 467-469
-
-
Gomez, G.1
Haroun, B.2
|