CRISP: A template for reconfigurable instruction set processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2147, Issue , 2001, Pages 296-305

  de Beeck, Pieter Op ^a   Barat, Francisco ^a   Jayapala, Murali ^a   Lauwereins, Rudy ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; HAND HELD COMPUTERS; IMAGE COMPRESSION; INTEGRATED CIRCUIT DESIGN;

AUTOMATIC HARDWARE SYNTHESIS; DESIGN SPACE EXPLORATION; EMBEDDED MULTIMEDIA; HAND HELD DEVICE; INSTRUCTION SET; RECONFIGURABLE INSTRUCTION SET PROCESSOR; RECONFIGURABLE PROCESSORS; VLIW PROCESSOR;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 46449127926     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44687-7_31     Document Type: Conference Paper

References (18)

1. Catthoor F., et al, Custom Memory Management Methodology, Kluwer Academic Publishers (1998)
2. Overview of the MPEG-4 Standard, International Organization for Standardization, ISO/IEC JTC1/SC29/WG11 N4030 (march 2001)
3. Jacome M. F., de Veciana G., Design Challenges for New Application-Specific Processors, IEEE Design & Test of Computers (2000) 40-50
4. Seals R. C., Whapshott G. F., Programmable Logic: PLDs and FPGAs, Macmillan Press Ltd (1997)
5. Wittig R., Chow P., OneChip: An FPGA Processor With Reconfigurable Logic, Proc. IEEE Symp.FCCM (1996) 145-154
6. Barat F., Lauwereins, R., Reconfigurable Instruction Set Processors: A Survey, IEEE Workshop in Rapid System Prototyping (2000) 168-173
7. MIPS32 4Kp. Processor Core Datasheet, MIPS Technologies Inc. (June 2000).
8. TMS320C6000 CPU and Instruction Set Reference Guide, SPRU189F, Texas Instruments, (October 2000)
9. ARM7TDMI Technical Reference Manual, Rev 3, ARM (2000)
10. Kievits P., Lambers E., Moerman C., Woudsma R., R.E.A.L. DSP Technology for Telecom Baseband Processing, ICSPAT (1998)
11. Hauck S., Fry T.W., Hosler M.M., and. Kao J.P., The Chimaera Reconfigurable Functional Unit, IEEE Symposium on FPGAs for Custom Computing Machines (1997)
12. Miyamori T., Olukotun K., REMARC: Reconfigurable Multimedia Array Coprocessor, FPGA’98 (1998)
13. Jacob J. A., Chow P., Memory interfacing and instruction specification for reconfigurable processors, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays (1999) 145-154
14. Kathail V., Schlansker M. S., Rau, B. R., HPL-PD - Architecture Specification, Version 1.1, Hewlett-Packard Labs Technical Report HPL-98-128 (February 2000)
15. Technical Summary of the ARC Core, www.arccores.com (2001)
16. Klaiber A., The Technology Behind Crusoe Processors, Transmeta Corporation (January 2000)
17. TM1000 Data Book, Philips Electronics North America Corporation (1997)
18. Benini L., et al, Selective Instruction Compression for Memory Energy Reduction in Embedded Systems, ISLPED.99 (1999) 206-211