Power breakdown analysis for a heterogeneous NoC platform running a video application

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2005, Pages 179-184

  Lambrechts, Andy ^a,b   Raghavan, Praveen ^a,b   Leroy, Anthony ^a,d   Talavera, Guillermo ^a,e   Aa, Tom Vander ^b   Jayapala, Murali ^b   Catthoor, Francky ^a,b   Verkest, Diederik ^a,b,c   Deconinck, Geert ^b   Corporaal, Henk ^a,f   Robert, Frédéric ^d   Carrabina, Jordi ^e  

^a IMEC   (Belgium)

^b KUL   (Belgium)

^c VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^d UNIVERSITÉ LIBRE DE BRUXELLES   (Belgium)

^e UNIVERSITAT AUTÒNOMA DE BARCELONA   (Spain)

^f EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BATTERY LIFE; FOREGROUND MEMORY; POWER BREAKDOWN; POWER OPTIMIZATION;

CONSTRAINT THEORY; ELECTRIC BATTERIES; HIERARCHICAL SYSTEMS; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; OPTIMIZATION; VIDEO SIGNAL PROCESSING;

HAND HELD COMPUTERS;

EID: 24944569417     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2005.52     Document Type: Conference Paper

References (27)

1. B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, International Symposium on Microarchitecture, pp-63-74, 1994;
2. C. Lee, M. Potkonjk, and W.H.M-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, International Symposium on Microarchitecture, pp-330-335, 1997;
3. L. Benini, D. Bruni, M. Chinosi, C. Silvano. V. Zaccaria and R. Zafalon, A Power Modeling and Estimation Framework for VLIW-based Embedded Systems, International Symposium on PATMOS, 2001;
4. K. Flautner, NS. Kim, D. Blaauw, T. Mudge, Drowsy Caches: Simple Techniques for Reducing Leakage Power, IEEE Symposium on Computer Architecture, May, 2002;
5. J. Zalamea, J. Llosa, E. Ayguade, M. Valero, Two-level Hierarchical Register File Organization for VLIW Processors, IEEE Symposium on MICRO, pp-137-146, 2000;
6. N. Kim, K. Flautner, D. Blaauw, T. Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEE Trans on VLSI, pp-167-184, Feb, 2004;
7. M.Loghi, F.Angiolini, D.Bertozzi, L.Benini and R.Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, IEEE Design and Test in Europe Conference (DATE), Feb. 2004;
8. P. Op de Beeck, F. Barat, M. Jayapala and R. Lauwereins, CRISP: A Template for Reconfigurable Instruction Set Processors, International conference on Field Programmable Logic (FPL 2002);
9. M. Jayapala, F. Barat, T. Vander Aa, G. Deconick, F. Catthoor, and H. Corporaal, Clustered LO Buffer Organization for Low Energy Embedded Processors, IEEE Workshop on Application Specific Processors, 2002;
10. P. Petrov, A. Orailoglu, Application-specific instruction memory customizations for power-efficient embedded processors, IEEE Design and Test, pp-18-25, Feb, 2003;
11. I. Kadayif, M.T. Kandemir, Instruction compression and encoding for low-power systems, IEEE Conf on ASIC/SOC, pp-301-305, Sept, 2002;
12. Y. Fei, S. Ravi, A. Raghunathan, N.K. Jha, Energy Estimation for Extensible Processors, IEEE Conference on DATE, 2003;
13. J.L. Ayala, M.L-Vallejo, A. Veidenbaum, C.A. Lopez, Energy Aware Register File Implementation through Instruction Predecode, IEEE Proceedings on ASAP, 2003;
14. J.L. Ayala, Power Estimation and Power Optimization Policies for Processor-Based Systems, Departamento de Ingenieria Electronica, Universidad Politechnica De Madrid, December 2004;
15. W. Dally, B. Towles, Route Packets, Not Wires: Interconnect, Woes Through Communication-Based Design, Proc. of the 38th Design Automation Conference, June 2001;
16. Texas Instruments, http://focus.ti.com/docs/prod/folders/print/tms320 c6204.html, TI TMS320C6204 DSP processor;
17. P. Sotiriadis, A. Chandrakasan, A bus energy model for deep submicron technology, IEEE Trans. VLSI Systems, 2002;
18. T.T. Ye, L. Benini, G. De Micheli, Analysis of Power Consumption on Switch Fabrics in Network Routers, Proceedings of DAC, 2002;
19. K. Ryu, E. Shin and V. Mooney, A Comparison of Five Different Multiprocessor SoC Bus Architectures, Proc. of the EUROMICRO Symposium on Digital Systems Design (EUROMICRO'01), pp. 202-209, September 2001;
20. N. Banerjee, P. Vellanki, K.S. Chatha, A power and performance model for network-on-chip architectures, Proceedings of DATE, 2004;
21. Going from 8bit to 32bit MCUs takes tools, http://www.eetasia.com/ article.content.php3? article.id=8800335773, Electronic Engineering Times, November, 2004;
22. J. Xu, W. Wolf, J. Henkel, S. Chakradhar, A Case Study in Power Optimization of Networks-on-Chip, Proceedings of DAC, 2004;
23. P. Wielage and K. Goossens, Networks on Silicon: Blessing or Nightmare?, Euromicro Symposium On Digital System Design, 2002;
24. A. Shickova, T. Marescaux, D. Verkest, F. Catthoor, S. Vernalde and R. Lauwereins, Architecture exploration of Interconnection Networks as a Communication Layer for Reconfigurable Systems, ProRISC, 2003;
25. D. Moolenaar, L. Nachtergaele, F. Catthoor, H. De Man, System-level power exploration for MPEG-2 decoder on embedded cores : a systematic approach, Proc. IEEE Wsh. on Signal Processing Systems, Nov. 1997.
26. Also in VLSI Signal Processing X, M.Ibrahim et al. (eds.), IEEE Press, New York, pp.395-404, 1997;
27. A. Lambrechts, T. Vander Aa, M. Jayapala, G. Talavera, A. Leroy, et al., Design Style Case Study for Embedded Multi Media Compute Nodes, RTSS, 2004;