Characterizing embedded applications for instruction-set extensible processors

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 723-728

  Yu, Pan ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Customization processors; Instruction set extensions

Indexed keywords

CUSTOM FUNCTIONAL UNIT (CFU); CUSTOMIZATION PROCESSORS; INSTRUCTION-SET EXTENSIONS;

ALGORITHMS; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; ENERGY UTILIZATION; PROBLEM SOLVING; PROGRAM COMPILERS;

EMBEDDED SYSTEMS;

EID: 4444384247     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2004.240529     Document Type: Conference Paper

References (17)

1. Altera. Nios embedded processor system development, http://www.altera.com/products/ip/processors/nios/nio-index.html.
2. M. Arnold and H. Corporaal. Designing domain-specific processors. In CODES, 2001.
3. K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In DAC, 2003.
4. D. Burger, T. Austin, and S. Bennett. Evaluating Future Microprocessors: The SimpleScalar Toolset. Technical Report CS-TR96-1308, Univ. of Wisconsin - Madison, 1996.
5. N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In MICRO, 2003.
6. P. Faraboschi et al. Lx: a technology platform for customizable VLIW embedded processing. In ISCA, 2000.
7. R. E. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20(2), 2000.
8. D. Goodwin and D. Petkov. Automatic generation of application specific processors. In CASES, 2003.
9. M. R. Guthausch et al. Mibench: A free, commercially representative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization, 2001. http://www.eecs.umich.edu/mibench/.
10. J. R. Larus. Whole program paths. In PLDI, 1999.
11. J. Lee, K. Choi, and N. Dutt. Efficient instruction encoding for automatic instruction set design of configurable ASIPs. In ICCAD, 2002.
12. C. Nevill-Manning and I. Witten. Identifying hierarchical structure in sequences: A linear-time algorithm. Journal of Artificial Intelligence Research, 7, 1997.
13. L. Pozzi, M. Vuletic, and P. Ienne. Automatic topology-based identification of instruction-set extensions for embedded processor. Technical Report 01/377, Swiss Federal Institute of Technology Lausanne (EPFL), 2001.
14. R.Kastner et al. Instruction generation for hybrid reconfigurable systems. ACM Transaction on Design Automation of Electronic Systems, 7(2), 2002.
15. S. Talla. Adaptive Explicitly Parallel Instruction Computing. PhD thesis, New York University, 2000.
16. D. W. Wall. Limits of instruction-level parallelism. In ASPLOS, 1991.
17. A. Ye et al. Chimera: A high-performance architecture with a tightly-coupled reconfigurable functional unit. In ISCA, 2000.