Innovative power gating for leakage reduction

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 1568-1571

  Chowdhury, Masud H ^a   Gjanci, Juliana ^a   Khaled, Pervez ^a  

^a University of Illinois at Chicago   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY MANAGEMENT; INTEGRATED CIRCUITS; SIGNAL PROCESSING;

INTERNATIONAL SYMPOSIUM; NANO-METER SCALE; POWER GATING;

TECHNICAL PRESENTATIONS;

EID: 51749105421     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541731     Document Type: Conference Paper

References (21)

1. S. Mutoh, et el. "A 1-V Multithreshold-Voltage CMOS Digital Signal Processor for Mobile Phone Application," IEEE JSSC, vol. 31, no. 11, Nov. 1996.
2. K. Nii, et. al. "A low power SRAM using auto-backgate-controlled MT-CMOS", Proc. of Int. Symp. Low Power Electronics and Design, 1998, pp. 293-298.
3. H. Chang and S. Sapatnekar, "Full Chip Analysis of Leakage Power Under Process Variations, Including Spatial Correlations," in Proc. DAC, pp. 523-528, June 2005
4. R. R. Rao, et. el., "Parametric Yield Estimation Considering Leakage Variability," Proc. of the DAC, pp. 442-447, 2004.
5. J. W. Tschanz et. al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," IEEE JSSC, vol. 37, pp. 1396-1402, Nov. 2002.
6. K. Roy, et. el., "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," Proc. of the IEEE, Feb. 2003
7. J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharging Patterns," Proc. of the DAC, pp. 495-500, 1998.
8. C. Long, and L. He, "Distributed Sleep Transistor Network for Power Reduction," IEEE Trans. on VLSI, vol. 12, no. 9, Sep. 2004.
9. K. Shi, et. el., "Challenges in Sleep Transistor Design and Implementation in Low-Power Designs," Proc.of the DAC, pp. 113-116, 2006.
10. M. Anis, et. el., "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," Proc. of DAC 2002, pp. 480-485
11. H. Kawaguchi, et. el., "A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current," IEEE J. of Solid-State Circuits, vol.35, no.10, pp.1498-1501, Oct 2000
12. D. S. Chiou, S. H. Chen, S. C. Chang, and C. Yeh, "Timing Driven Power Gating," Proc. of the DAC, pp. 121-124, 2006.
13. Kim, S.; Kosonocky, S.V.; Knebel, D.R., "Understanding and minimizing ground bounce during mode transition of power gating structures," Proc. of the International Symposium on Low Power Electronics and Design, 2003, vol., no.pp. 22-25, 25-27 Aug. 2003
14. Suhwan Kim; Kosonocky, S.V.; Knebel, D.R.; Stawiasz, K.; Heidel, D.; Immediato, M., "Minimizing inductive noise in system-on-a-chip with multiple power gating structures," Proc. of the 29th European Solid-State Circuits Conference, 2003, pp. 635-638
15. Kabbani, A.; Al-Khalili, A.J., "Estimation of ground bounce effects on CMOS circuits," Components and Packaging Technologies, IEEE Transactions on , vol.22, no.2pp.316-325, Jun 1999
16. Pant, M.D.; Pant, P.; Wills, D.S.; Tiwari, V., "An architectural solution for the inductive noise problem due to clock-gating," Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on, vol., no.pp. 255-257, 1999
17. Kumagai, K.; Iwaki, H.; Yoshida, H.; Suzuki, H.; Yamada, T.; Kurosawa, S., "A novel powering-down scheme for low Vt CMOS circuits," VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on , vol., no.pp.44-45, 11-13 Jun 1998
18. Suhwan Kim; Kosonocky, S.V.; Knebel, D.R.; Stawiasz, K., "Experimental measurement of a novel power gating structure with intermediate power saving mode," Proc. of the Int. Symposium on Low Power Electronics and Design, 2004, pp. 20-25
19. th IEEE ISQED, January, 2006
20. P. Khaled, J. Xu, and Masud H. Chowdhury, "Dual Diode-Vth Reduced Power Gating Structure for Better Leakage Reduction", Proc. of IEEE MWCAS, August 2007.
21. P. Khaled, J. Xu, and Masud H. Chowdhury, "Better Leakage Reduction by Exploiting the Built-in MOSFET-Vth Characteristics", Proc. of Seventh IEEE International Conference on Electro/Information Technology, May 17-20, 2007, pp 98-102