Power gating with multiple sleep modes

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 633-637

  Agarwal, Kanak ^a   Deogun, Harmander ^b   Sylvester, Dennis ^b   Nowka, Kevin ^a  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA TRACES; ITS APPLICATIONS; LEAKAGE SAVINGS; MULTIPLE MODES; POWER GATINGS; POWER PENALTY; SINGLE MODE; WAKE-UP LATENCY;

WAKES;

SLEEP RESEARCH;

EID: 84886734078     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.102     Document Type: Conference Paper

References (8)

1. S. Borkar, "Design challenges of technology scaling," IEEE Micro, Vol. 19, No. 4, pp. 23-29, 1999.
2. K. Bernstein, C. T. Chuang, R. Joshi and R. Puri, "Design and CAD challenges in sub-90 nm CMOS technologies," ICCAD, pp 129-136, Nov. 2003.
3. S. Mutoh et al., "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," JSSC, vol. SC-30, pp. 847-854, Aug. 1995.
4. J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," DAC, pp. 495-500, June 1998.
5. H. Kawaguchi, K. Nose, and T. Sakura, "A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current," JSSC, vol. SC-35, pp. 1498-1501, Oct. 2000.
6. S. Kosonocky, M. Immediato, P. Cottrell, T. Hook, R. Mann, and J. Brown, "Enhanced multi-threshold (MTCMOS) circuits using variable well bias," ISLPED, pp. 165-169, Aug. 2001.
7. M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," DAC, pp. 480-485, June 2002.
8. S. Kim, S. Kosonocky, D. Knebel, and K. Stawiasz, "Experimental measurement of a novel power gating structure with intermediate power saving mode", ISLPED, pp. 20-25, August 2004.