-
1
-
-
0025659608
-
Vector sum excited linear prediction (VSELP) speech coding at 8kbit/s
-
paper 33.S9.3
-
I. Gerson and M. Jusiuk, "Vector sum excited linear prediction (VSELP) speech coding at 8kbit/s," in Proc. ICASSP, 1990, paper 33.S9.3.
-
(1990)
Proc. ICASSP
-
-
Gerson, I.1
Jusiuk, M.2
-
2
-
-
84985777863
-
A 16b low-power-consumption digital signal processor
-
Feb.
-
K. Ueda, T. Sugimura, M. Okamoto, S. Marui, T. Ishikawa, and M. Sakakihara, "A 16b low-power-consumption digital signal processor," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 28-29.
-
(1993)
ISSCC Dig. Tech. Papers
, pp. 28-29
-
-
Ueda, K.1
Sugimura, T.2
Okamoto, M.3
Marui, S.4
Ishikawa, T.5
Sakakihara, M.6
-
3
-
-
0029502551
-
Efficient PSI-CELP DSP implementation
-
Oct.
-
Y. Ohta, N. Kumamoto, M. Suzuki, and T. Taniguchi, "Efficient PSI-CELP DSP implementation," in IEEE VLSI Signal Processing VIII, Oct. 1995, pp. 99-107.
-
(1995)
IEEE VLSI Signal Processing VIII
, pp. 99-107
-
-
Ohta, Y.1
Kumamoto, N.2
Suzuki, M.3
Taniguchi, T.4
-
4
-
-
0027698768
-
Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's
-
Nov.
-
M. Horiguchi, T. Sakata, and K. Itoh, "Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's," IEEE J. Solid-State Circuits, vol. 28, pp. 1131-1135, Nov. 1993.
-
(1993)
IEEE J. Solid-State Circuits
, vol.28
, pp. 1131-1135
-
-
Horiguchi, M.1
Sakata, T.2
Itoh, K.3
-
5
-
-
0028134534
-
A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS
-
Feb.
-
J. B. Burr and J. Shott, "A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS," in ISSCC Dig. Tech. Papers, Feb. 1994, pp. 84-85.
-
(1994)
ISSCC Dig. Tech. Papers
, pp. 84-85
-
-
Burr, J.B.1
Shott, J.2
-
6
-
-
0028416570
-
Standby/active mode logic for Sub-1-V operating ULSI memory
-
Apr.
-
D. Takashima, S. Watanabe, H. Nakano, Y. Oowaki, K. Ohuchi, and H. Tango, "Standby/active mode logic for Sub-1-V operating ULSI memory," IEEE J. Solid-State Circuits, vol. 29, pp. 441-447, Apr. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 441-447
-
-
Takashima, D.1
Watanabe, S.2
Nakano, H.3
Oowaki, Y.4
Ohuchi, K.5
Tango, H.6
-
7
-
-
0029254099
-
2, 16 b DSP core
-
Feb.
-
2, 16 b DSP core," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 84-85.
-
(1995)
ISSCC Dig. Tech. Papers
, pp. 84-85
-
-
Izumikawa, M.1
Igura, H.2
Furuta, K.3
Yamashina, M.4
Ho, H.5
Wakabayashi, H.6
Nakajima, K.7
Mogami, T.8
Horiuchi, T.9
Yamashina, M.10
-
8
-
-
0029359285
-
1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS
-
Aug.
-
S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 847-854, Aug. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 847-854
-
-
Mutoh, S.1
Douseki, T.2
Matsuya, Y.3
Aoki, T.4
Shigematsu, S.5
Yamada, J.6
-
9
-
-
0029482724
-
SOIAS: Dynamically variable threshold SOI with active substrate
-
Oct. paper 10.2
-
C. Vieri, I. Yang, A. Chandrakasan, and D. Antoniadis, "SOIAS: Dynamically variable threshold SOI with active substrate," in Symp. Low Power Electronics, Oct. 1995, paper 10.2.
-
(1995)
Symp. Low Power Electronics
-
-
Vieri, C.1
Yang, I.2
Chandrakasan, A.3
Antoniadis, D.4
-
10
-
-
0029406986
-
Low voltage circuit design techniques for batteryoperated and/or giga-scale DRAM's
-
Nov.
-
T. Yamagata, S. Tomishima, M. Tsukude, T. Tsuruda, Y. Hashizume, and K. Arimoto, "Low voltage circuit design techniques for batteryoperated and/or giga-scale DRAM's," IEEE J. Solid-State Circuits, vol. 30, pp. 1183-1188, Nov. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 1183-1188
-
-
Yamagata, T.1
Tomishima, S.2
Tsukude, M.3
Tsuruda, T.4
Hashizume, Y.5
Arimoto, K.6
-
11
-
-
0030086605
-
2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme
-
Feb.
-
2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 166-167.
-
(1996)
ISSCC Dig. Tech. Papers
, pp. 166-167
-
-
Kuroda, T.1
Fujita, T.2
Mita, S.3
Nagamatsu, T.4
Yoshioka, S.5
Sano, F.6
Norishima, M.7
Murota, M.8
Kako, M.9
Kinugawa, M.10
Kakumu, M.11
Sakurai, T.12
-
12
-
-
0030081933
-
Elastic-Vt CMOS circuits for multiple on-chip power control
-
Feb.
-
M. Mizuno, K. Furuta, S. Narita, H. Abiko, I. Sakai, and M. Yamashina, "Elastic-Vt CMOS circuits for multiple on-chip power control," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 300-301.
-
(1996)
ISSCC Dig. Tech. Papers
, pp. 300-301
-
-
Mizuno, M.1
Furuta, K.2
Narita, S.3
Abiko, H.4
Sakai, I.5
Yamashina, M.6
-
13
-
-
0030083516
-
A 1-V multi-threshold-voltage CMOS DSP with an efficient power management technique for mobile phone application
-
Feb.
-
S. Mutoh, S. Shigematsui, Y. Matsuya, H. Fukuda, and J. Yamada, "A 1-V multi-threshold-voltage CMOS DSP with an efficient power management technique for mobile phone application," in ISSCC Dig. Tech. Papers. Feb. 1996, pp. 168-169.
-
(1996)
ISSCC Dig. Tech. Papers
, pp. 168-169
-
-
Mutoh, S.1
Shigematsui, S.2
Matsuya, Y.3
Fukuda, H.4
Yamada, J.5
-
15
-
-
0029542965
-
A 1-V highspeed MTCMOS circuit scheme for power-down applications
-
June
-
S. Shigematsu, S. Mutoh, Y. Matsuya, and J. Yamada, "A 1-V highspeed MTCMOS circuit scheme for power-down applications," in Symp. VLSI Circuits Dig. Tech. Papers, June 1995, pp. 115-116.
-
(1995)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 115-116
-
-
Shigematsu, S.1
Mutoh, S.2
Matsuya, Y.3
Yamada, J.4
-
16
-
-
0028736744
-
1 V 30 MHz memorymacrocell-circuit technology with a 0.5-μm multi-threshold CMOS
-
Oct.
-
S. Date, N. Shibata, S. Mutoh, and J. Yamada, "1 V 30 MHz memorymacrocell-circuit technology with a 0.5-μm multi-threshold CMOS," in Symp. Low Power Electronics, Oct. 1994, 9.3.
-
(1994)
Symp. Low Power Electronics
-
-
Date, S.1
Shibata, N.2
Mutoh, S.3
Yamada, J.4
|