Coding for system-on-chip networks: A unified framework

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 103-106

  Sridhara, Srinivasa R ^a   Shanbhag, Naresh R ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Bus coding; Crosstalk avoidance; Error correcting Codes; Low power; Low swing

Indexed keywords

BIT ERROR RATE; CAPACITANCE; ENCODING (SYMBOLS); ENERGY DISSIPATION; ENERGY EFFICIENCY; ERROR DETECTION; INPUT OUTPUT PROGRAMS; MICROPROCESSOR CHIPS; SIGNAL INTERFERENCE;

BUS CODING; CROSSTALK AVOIDANCE; ERROR-CORRECTION CODES; LOW-POWER; LOW-SWING;

COMPUTER NETWORKS;

EID: 4444369635     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996600     Document Type: Conference Paper

References (15)

1. D. Bertozzi, L. Benini, and G. De Micheli, "Low power error resilient encoding for on-chip data buses," in Proc. DATE, 2002, pp. 102-109.
2. R. E. Blahut, Algebraic Codes for Data Transmission. Cambridge, UK: Cambridge University Press, 2002.
3. C. Duan, A. Tirumala, and S. P. Khatri, "Analysis and avoidance of cross-talk in on-chip buses," in Proc. Hot Interconnects, 2001, pp. 133-138.
4. R. Hegde and N. R. Shanbhag, "Toward achieving energy efficiency in the presence of deep submicron noise," IEEE Trans. VLSI Syst., vol. 8, pp. 379-391, Aug. 2000.
5. K. Kim, K. Baek, N. Shanbhag, C. Liu, and S. Kang, "Coupling-driven signal encoding scheme for low-power interface design," in Proc. ICCAD, pp. 318-321.
6. D. Pamunuwa, L.-R. Zheng, and H. Tenhunen, "Maximizing throughput over parallel wire structures in the deep submicrometer regime," IEEE Trans. VLSI Syst., vol. 11, pp. 224-243, Apr. 2003.
7. K. Patel and I. Markov. "Error-correction and crosstalk avoidance in DSM busses," in Proc. SLIP, 2003.
8. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data busses," IEEE Trans. VLSI Syst., vol. 7, pp. 212-221, June 1999.
9. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," in Proc. ICCAD, 1996, pp. 147-151.
10. P. P. Sotiriadis, Interconnect Modeling and Optimization in Deep Sub-Micron Technologies, Ph. D. dissertation, Massachusetts Institute of Technology, 2002.
11. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. VLSI Syst., vol. 3, no. 1, pp. 49-58, March 1995.
12. B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk delay," in Proc. ICCAD, 2001, pp. 57-63.
13. J. Yim and C. Kung, "Reducing cross-coupling among interconnect wires in deep-submicron datapath design," in Proc. DAC, 1999, pp. 485-490.
14. H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: effectiveness and robustness," IEEE Trans. on VLSI Syst., vol. 8, pp. 264-272, June 2000.
15. Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, "Odd/even bus invert with two-phase transfer for buses with coupling," in Proc. ISLPED, 2002, pp. 80-83.