Memory bus encoding for low power: A tutorial

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2001-January, Issue , 2001, Pages 199-204

  Cheng, Wei Chung ^a   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRA; POWER MANAGEMENT;

BUS ENCODING; CODING TECHNIQUES; GENERAL CLASS; LOW POWER; LOW-POWER DISSIPATION; MATHEMATICAL FRAMEWORKS; MEMORY BUS; POWER-AWARE;

ENCODING (SYMBOLS);

EID: 4444376574     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2001.915227     Document Type: Conference Paper

References (21)

1. L. Benini, G. DeMicheli, E. Macii, M. Poncino, and S. Quer, "System-level power optimization of special purpose applications: The beach solution," Proc. of Int'l Symp. on Low Power Electronics and Design, Monterey, CA, pp. 24-29, Aug. 1997,
2. L. Benini, G. DeMicheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems," Proc. of The Seventh Great Lakes Symp. on VLSI, pp. 77-82, 1997.
3. L. Benini, G. DeMicheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for system level power optimization," Proc. of Design, Automation and Test in Europe, Paris, France, pp. 861-866, Feb. 1998.
4. L. Benini, A. Macii, E. Macii, M. Poncino and R. Scarsi, "Synthesis of low-overhead interface for power-efficient communication over wide busses." Proc. of Design Automation Conf., pp. 128-133, 1999.
5. N. Chang, K. Kim, and J. Cho, "Bus encoding for low power high-performance memory systems," Proc. of Design Automation Conf, pp. 800-805, 2000.
6. W. C. Cheng and M. Pedram, "Power-optimal encoding for DRAM address bus," Proc. of Int'I Symp. on Low Power Electronics and Design, pp. 250-252, 2000.
7. W. C. Cheng and M. Pedram, "Low power techniques for address encoding and memory allocation," Proc. of Asia and South Pacific Design Automation Conference, Jan. 2001.
8. V. Cuppu, B. Jacob, B. Davis, and T. Mudge, "A performance comparison of contemporary DRAM architectures," Proc. of Int'l Symp. on Computer Architecture, pp. 222-233, 1999.
9. W. Fornaciari, M. Polentarutti, D. Sciuto, and C. Silvano, "Power optimization of system-level address buses based on software profiling," Proc. of the Eighth Int'l Workshop on Hardware/Software Codesign, pp. 29-33, 2000.
10. S. Komatsu, M. Ikeda and K. Asada, "Low power chip interface based on bus data encoding with adaptive codebook method," Proc. of the Ninth Great Lakes Symp. on VLSI, pp. 368-371, 1999.
11. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data busses," IEEE Trans. on VLSI, Vol. 7, No. 2, pp. 212-221, June 1999.
12. R. Murgai, M. Fujita, and A. Oliveria, "Using complementation and resequencing to minimize transitions," Proc. of Design Automation Conf, pp. 694-697, 1998.
13. R. Murgai and M. Fujita, "On reducing transition through data modifications," Proc. of Design, Automation and Test in Europe Conf. and Exhibition, pp. 82-88, 1999.
14. E. Musoll, T. Lang, and J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy," Proc. of Int'l Symp. on Low Power Electronics and Design, Monterey, CA, pp. 202-207, Aug. 1997.
15. Rambus Inc, "Rambus Signaling Technologies: RSL, QRSL and SerDes Technology Overview," June 2000.
16. N. R. Shanbhag, "A mathematical basis for power reduction in digital VLSI systems," IEEE Trans. on Circuit and Systems II: Analog and Digital Signal Processing, Vol. 44, No. 11, pp. 935-951, Nov. 1997.
17. Y. Shin, S. Chae and K. Choi, "Partial bus-invert coding for power optimization of system level bus," Proc. of Int'l Symp. on Low Power Electronics and Design, pp. 127-129, 1998.
18. M. R. Stan and W. P. Burleson, "Coding a terminated bus for low power," Proc. of Fifth Great Lakes Symp. on VLSI, pp. 70-73, 1995.
19. M. R. Stan and W. P. Burleson, "Two-dimensional codes for low power," Proc. of Int'I Symp. on Low Power Electronics and Design, pp. 335-340, 1996.
20. C. L. Su, C. Y. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors," IEEE Design and Test of Computers, Vol. 11, No. 4, pp. 24-30, 1994.
21. S. Yoo and K. Choi, "Interleaving partial bus-invert coding for low power reconfiguration of FPGAs," Proc. of the Sixth Int'l Conf. on VLSI and CAD, pp. 549-552, 1999.