SPARTAN: Speculative avoidance of register allocations to transient values for performance and energy efficiency

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2006, Issue , 2006, Pages 265-274

  Balkan, Deniz ^a   Sharkey, Joseph ^a   Ponomarev, Dmitry ^a   Ghose, Kanad ^a  

^a State University of New York   (United States)

Author keywords

Energy efficiency; Register files

Indexed keywords

BRANCH MISPREDICTIONS; REGISTER ALLOCATIONS; REGISTER FILES;

BENCHMARKING; COMPUTATIONAL COMPLEXITY; ENERGY DISSIPATION; ENERGY EFFICIENCY; OPTIMIZATION;

MICROPROCESSOR CHIPS;

EID: 34247188456     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1152154.1152194     Document Type: Conference Paper

References (48)

1. Akkary, H., et. al.., "Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors", in the Proceedings of MICRO-36, 2003.
2. Azevedo, A., et al., "Profile-based Dynamic Voltage Scheduling using Program Checkpoints in COPPER Framework", in the Proceedings of DATE, 2002.
3. Balakrishnan, S., Sohi, G., "Exploiting Value Locality in Physical Register Files", in the Proceedings of MCRO-36, 2003.
4. Balasubramonian, R.,et. al.., "Reducing the Complexity of the Register File in Dynamic Superscalar Processor", in the Proceedings of MCRO-34, 2001.
5. Borch, E., Tune, E., Manne, S., Emer, J., "Loose Loops Sink Chips", in the Proceedings of HPCA-8, 2002.
6. Bracy, A., et al., "Exploiting Data-Flow Mini-Graphs in Superscalar Processors", in the Proceedings of MICRO-37, 2004.
7. Burger, D. and Austin, T. M., "The SimpleScalar tool set: Version 2.0", Tech. Report, Dept. of CS, Univ. of Wisconsin-Madison, June 1997.
8. Butts I A., G. Sohi "Use-Based Register Caching with Decoupled Indexing", in the Proceedings of ISCA-312004
9. Butts, A., Sohi, G., "Characterizing and Predicting Value Degree of Use", in the Proceedings of. MICRO-35, 2002.
10. Chrysos G., J.Emer, "Memory Dependence Prediction using Store Sets", in the Proceedings of ISCA-25, 1998.
11. Cruz, J-L. et. al., "Multiple-Banked Register File Architecture", in the Proceedings of ISCA-27, 2000.
12. Ergin O., et. al., "Increasing Processor Performance through Early Register Release", in the Proceedings of ICCD, 2004
13. Ergin O., et. al., "Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure", in the Proceedings of MICRO, 2004.
14. Franklin, M., et. al.., "Register Traffic Analysis for Streamlining Inter-Operation Communication in Fine-Grain Parallel Processors", in the Proceedings of MICRO-25.
15. Gonzalez, A., Gonzalez, J., Valero, M., "Virtual-Physical Registers", in the Proceedings of HPCA-4, 1998.
16. Gonzalez, R. et. al. "A content Aware Register File Organization", in the Proceedings of ISCA-31, 2004.
17. Gopal, S., Vijaykumar, T.N., Smith, J., Sohi, G., "Speculative Versioning Cache", in the Proceedings of HPCA-4, 1998.
18. Hinton, G., et al., "The Microarchitecture of the Pentium 4 Processor", Intel Technology Journal, Q1, 2001.
19. Jourdan, S.,et. al. "A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification", in the Proceedings of MICRO-31
20. Kessler, R.E., "The Alpha 21264 Microprocessor", IEEE Micro, 19(2) (March 1999), pp. 24-36.
21. Kim I., M.Lipasti, "Understanding Scheduling Replay Schemes", in the Proceedings of HPCA-10, 2004.
22. Kim, N., Mudge, T., "Reducing Register Ports Using Delayed Write-Back Queues and Operand Pre-Fetch", in the Proceedings of ICS-17, 2003.
23. Kondo M. and Nakamura H. "A Small, Fast and Low-Power Register File by Bit-Partitioning", in the Proceedings of HPCA-11, 2005.
24. Lipasti, M., et al., "Physical Register Mining", in the Proceedings of ISCA-31, 2004.
25. Lozano, G. and Gao, G., "Exploiting Short-Lived Variables in Superscalar Processors", in the Proceedings of. MICRO-28, 1995.
26. Martin, M., Roth, A., Fischer, C., "Exploiting Dead Value Information", in the Proceedings of MICRO-30,1997.
27. Martinez, J., et. al.., "Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors", in the Proceedings of MICRO-35, 2002.
28. Monreal, et al., "Delaying Register Allocation Through Virtual-Physical Registers", in the Proceedings of MICRO-32, 1999.
29. Monreal, T., et al., "Late Allocation and Early Release of Physical Registers", IEEE Transactions on Computers, October 2004.
30. Monreal, T., Vinals, V., Gonzalez, A., Valero, M. "Hardware Schemes for Early Register Release", in the Proceedings of ICPP-02, 2002.
31. Morancho E., et al., "Recovery Mechanism for Latency Misprediction", in the Proceedings of PACT-10, 2001.
32. Moudgill, M., et al. "Register Renaming and Dynamic Speculation: An Alternative Approach", in the Proceedings of MICRO-26, 1993.
33. Park, I., Powell, M., Vijaykumar, T., "Reducing Register Ports for Higher Speed and Lower Energy", in the Proceedings of MICRO-35, 2002.
34. Petric V., et. at. "RENO: A Rename-Based Instruction Optimizer", in the Proceedings of ISCA-32, 2005.
35. Ponomarev, D., et. al."Reducing Datapath Energy Through the Isolation of Short-Lived Operands", in the Proceedings of PACT-12, 2003.
36. Roth A. et. al "Register Integration: A Simple and Efficient Implementation of Squash Reus", in the Proceedings of MICRO-33, 2000.
37. Sassone, P. et. atl., "Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication", in the Proceedings of MICRO-37, 2004
38. Sethumadhavan, S., et. al., "Scalable Hardware Memory Disambiguation for High ILP Processors", in the Proceedings of MICRO-36, 2003.
39. Smith, J. and Pleszkun, A., "Implementation of Precise Interrupts in Pipelined Processors", in ISCA-12, 1985.
40. Srinivasan S., et al., "Continual Flow Pipelines", in the Proceedings of ASPLOS 2004.
41. Tran, N., et al., "Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing", in the Proceedings of ISPASS-2004.
42. Tseng, J., Asanovic, K., "Banked Multiported Register Files for High Frequency Superscalar Microprocessors", in the Proceedings of ISCA-30, 2002.
43. Wallase, S., Bagherzadeh, N., "A Scalable Register File Architecture for Dynamically Scheduled Processors", in the Proceedings of PACT-5, 1996.
44. Yeager, K., "The MIPS R10000 Superscalar Microprocessor", IEEE Micro, Vol. 16, No 2, April, 1996.
45. Yingmin L., et al, "Performance,Energy, and Thermal Considerations for SMT and CMP Architectures", in the Proceedings of HPCA-11, 2005.
46. Yoaz, A.,et al. "Speculation Techniques for Improving Load-related Instruction Scheduling", in the Proceedings of ISCA-26, 1999.
47. Kirman M. et. al., "Cherry-MP: Correctly Integrating Checkpointed Early Resource Cycling in Chip Multiprocessors", in the Proceedings of MICRO-38, 2005.
48. Jones T. et al., "Compiler Directed Early Register Release", in the Proceedings of PACT-14, 2005.