Recovery mechanism for latency misprediction

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2001, Pages 118-128

  Morancho, E ^a   Llaberia J M ^a   Olive A ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

DATA REDUCTION; GAIN CONTROL; SCHEDULING;

LATENCY MISPREDICTIONS; RECOVERY MECHANISMS;

SIGNAL FILTERING AND PREDICTION;

EID: 0035186785     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Clock rate versus IPC: The end of the road for conventional microarchitectures
2. A low-complexity issue logic
3. Hal makes sparcs fly. Sparc64 v employs trace cache and superspeculation for high ILP
4. Issue logic for a 600 MHz out-of-order execution microprocessor
5. UltraSparc III: Designing third-generation 64-bit performance
6. Advanced performance features of the 64-bit PA8000
7. The alpha 21264 microprocessor
8. Will physical scalability sabotage performance gains?
9. Data-flow prescheduling for large instruction windows in out-of-order processors
10. Complexity-effective superscalar processors
11. Trace processors
12. On pipelining dynamic instruction scheduling logic
13. An efficient algorithm for exploting multiple arithmetic units
14. The MIPS R10000 superscalar microprocessor