메뉴 건너뛰기




Volumn , Issue , 2004, Pages 304-315

Register packing: Exploiting narrow-width operands for reducing register file pressure

Author keywords

[No Author keywords available]

Indexed keywords

FILE PRESSURE; FULL-WIDTH REGISTER; INSTRUCTION WINDOWS; REGISTER ALLOCATION;

EID: 21644435605     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.29     Document Type: Conference Paper
Times cited : (79)

References (46)
  • 1
    • 0003465202 scopus 로고    scopus 로고
    • The simplescalar tool set: Version 2.0
    • Dept. of CS, Univ. of Wisconsin-Madison, June and documentation for all Simplescalar releases (through version 3.0)
    • Burger, D. and Austin, T. M., "The SimpleScalar tool set: Version 2.0", Tech. Report, Dept. of CS, Univ. of Wisconsin-Madison, June 1997 and documentation for all Simplescalar releases (through version 3.0).
    • (1997) Tech. Report
    • Burger, D.1    Austin, T.M.2
  • 2
    • 0035696763 scopus 로고    scopus 로고
    • Reducing the complexity of the register file in dynamic superscalar processor
    • Balasubramonian, R., Dwarkadas, S., Albonesi, D., "Reducing the Complexity of the Register File in Dynamic Superscalar Processor", in Proc. of MICRO-34, 2001.
    • (2001) Proc. of MICRO-34
    • Balasubramonian, R.1    Dwarkadas, S.2    Albonesi, D.3
  • 4
    • 84944396166 scopus 로고    scopus 로고
    • Exploiting value locality in physical register files
    • Balakrishnan, S., Sohi, G., "Exploiting Value Locality in Physical Register Files", in Proc. of MICRO-36, 2003.
    • (2003) Proc. of MICRO-36
    • Balakrishnan, S.1    Sohi, G.2
  • 5
    • 0002586775 scopus 로고    scopus 로고
    • Multiple-banked register file architecture
    • Cruz, J-L. et. al., "Multiple-Banked Register File Architecture", in Proc. of ISCA-27, 2000.
    • (2000) Proc. of ISCA-27
    • Cruz, J.-L.1
  • 6
    • 0026984988 scopus 로고
    • Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors
    • Franklin, M., Sohi, G., "Register Traffic Analysis for Streamlining Inter-Operation Communication in Fine-Grain Parallel Processors", in Proc. of MICRO-25, 1992.
    • (1992) Proc. of MICRO-25
    • Franklin, M.1    Sohi, G.2
  • 8
    • 0010397844 scopus 로고    scopus 로고
    • Reducing register file power consumption by exploiting value lifetime characteristics
    • Hu, Z. and Martonosi, M., "Reducing Register File Power Consumption by Exploiting Value Lifetime Characteristics", in Workshop on Complexity-Effective Design (WCED), 2000.
    • (2000) Workshop on Complexity-Effective Design (WCED)
    • Hu, Z.1    Martonosi, M.2
  • 9
    • 0003278283 scopus 로고    scopus 로고
    • The microarchitecture of the pentium 4 processor
    • Hinton, G., et.al., "The Microarchitecture of the Pentium 4 Processor", Intel Technology Journal, Q1, 2001.
    • (2001) Intel Technology Journal , vol.Q1
    • Hinton, G.1
  • 10
    • 0035189552 scopus 로고    scopus 로고
    • In-line interrupt handling for software-managed TLBs
    • Jaleel A. and Jacob B. "In-line interrupt handling for software-managed TLBs." in Proc. of ICCD-19, 2001.
    • (2001) Proc. of ICCD-19
    • Jaleel, A.1    Jacob, B.2
  • 11
    • 0032315402 scopus 로고    scopus 로고
    • A novel renaming scheme to exploit value temporal locality through physical register reuse and unification
    • Jourdan, S., Ronen, R., Bekerman, M., Shomar, B. and Yoaz, A., "A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification", in Proc. of MICRO-31, 1998.
    • (1998) Proc. of MICRO-31
    • Jourdan, S.1    Ronen, R.2    Bekerman, M.3    Shomar, B.4    Yoaz, A.5
  • 12
    • 0032639289 scopus 로고    scopus 로고
    • The alpha 21264 microprocessor
    • Kessler, R.E., "The Alpha 21264 Microprocessor", in Micro, 19(2), 1999.
    • (1999) Micro , vol.19 , Issue.2
    • Kessler, R.E.1
  • 13
    • 1142280977 scopus 로고    scopus 로고
    • Reducing register ports using delayed write-back queues and operand pre-fetch
    • Kim, N., Mudge, T., "Reducing Register Ports Using Delayed Write-Back Queues and Operand Pre-Fetch", in ICS, 2003.
    • (2003) ICS
    • Kim, N.1    Mudge, T.2
  • 17
    • 41349090027 scopus 로고    scopus 로고
    • Reducing register ports for higher speed and lower energy
    • Park, I., Powell, M., Vijaykumar, T., "Reducing Register Ports for Higher Speed and Lower Energy", in MICRO, 2002.
    • (2002) MICRO
    • Park, I.1    Powell, M.2    Vijaykumar, T.3
  • 18
    • 21644454547 scopus 로고    scopus 로고
    • Dynamically reducing pressure on the physical register file through simple register sharing
    • Tran, N., et.al., "Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing", in Proc. of ISPASS-2004, 2004.
    • (2004) Proc. of ISPASS-2004
    • Tran, N.1
  • 19
    • 0029749713 scopus 로고    scopus 로고
    • A scalable register file architecture for dynamically scheduled processors
    • Wallase, S., Bagherzadeh, N., "A Scalable Register File Architecture for Dynamically Scheduled Processors", in Proc. of PACT-5, 1996.
    • Proc. of PACT-5, 1996
    • Wallase, S.1    Bagherzadeh, N.2
  • 20
    • 0030129806 scopus 로고    scopus 로고
    • The MIPS R10000 superscalar microprocessor
    • April
    • Yeager, K., "The MIPS R10000 Superscalar Microprocessor", IEEE Micro, Vol. 16, No 2, April, 1996.
    • (1996) IEEE Micro , vol.16 , Issue.2
    • Yeager, K.1
  • 22
    • 0031374601 scopus 로고    scopus 로고
    • The multicluster architecture: Reducing cycle time through partitioning
    • Farkas, K., Chow, P., Jouppi, N., Vranesic, Z., "The Multicluster Architecture: Reducing Cycle Time Through Partitioning", in Proc. of MICRO-30, 1997.
    • (1997) Proc. of MICRO-30
    • Farkas, K.1    Chow, P.2    Jouppi, N.3    Vranesic, Z.4
  • 23
    • 0012574251 scopus 로고    scopus 로고
    • Profile-based dynamic voltage scheduling using program checkpoints in COPPER framework
    • Azevedo, A., et.al., "Profile-based Dynamic Voltage Scheduling using Program Checkpoints in COPPER Framework", in Proceedings of DATE, 2002.
    • Proceedings of DATE, 2002
    • Azevedo, A.1
  • 26
    • 4644269726 scopus 로고    scopus 로고
    • Use-based register caching with decoupled indexing
    • Butts, A., Sohi, G., "Use-Based Register Caching with Decoupled Indexing", in Proc. of ISCA, 2004.
    • Proc. of ISCA, 2004
    • Butts, A.1    Sohi, G.2
  • 27
    • 0032778066 scopus 로고    scopus 로고
    • Dynamically exploiting narrow width operands to improve processor power and performance
    • Brooks, D. and Martonosi, M., "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance", in Proc. of HPCA, 1999.
    • Proc. of HPCA, 1999
    • Brooks, D.1    Martonosi, M.2
  • 29
    • 21644446655 scopus 로고    scopus 로고
    • Dynamic zero compression for cache energy reduction
    • Villa, L., Zhang, M. and Asanovic, K., "Dynamic Zero Compression for Cache Energy Reduction", in MICO 2000.
    • MICO 2000
    • Villa, L.1    Zhang, M.2    Asanovic, K.3
  • 31
    • 69249220832 scopus 로고    scopus 로고
    • Exploiting data-width locality to increase superscalar execution bandwidth
    • Loh, G., "Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth", in MICRO-35, 2002.
    • (2002) MICRO-35
    • Loh, G.1
  • 33
    • 0001876657 scopus 로고    scopus 로고
    • Delaying physical register allocation through virtual physical registers
    • Monreal, T., et.al., "Delaying Physical Register Allocation Through Virtual Physical Registers", in Proc. of MICRO-34 1999.
    • Proc. of MICRO-34 1999
    • Monreal, T.1
  • 35
    • 0346295346 scopus 로고    scopus 로고
    • Bitvalue inference: Detecting and exploiting narrow bitwidth computations
    • Budiu, M., et.al., "BitValue inference: Detecting and Exploiting Narrow Bitwidth Computations", in Proceedings of EuroPar 2000.
    • Proceedings of EuroPar 2000
    • Budiu, M.1
  • 36
    • 47349088015 scopus 로고    scopus 로고
    • Accurate static branch prediction by value range propagation
    • Patterson, J., "Accurate Static Branch Prediction by Value Range Propagation", in Proc. of PLDI, 1995.
    • Proc. of PLDI, 1995
    • Patterson, J.1
  • 37
    • 21644448592 scopus 로고    scopus 로고
    • Bitwidth analysis with application to silicon compilation
    • Stephenson, M., et.al., "Bitwidth Analysis with Application to Silicon Compilation", in Proc. of PLDI, 2001.
    • (2001) Proc. of PLDI
    • Stephenson, M.1
  • 38
    • 0034863755 scopus 로고    scopus 로고
    • A system-level energy minimization approach using datapath width optimization
    • Cao, Y., "A System-Level Energy Minimization Approach Using Datapath Width Optimization", in Proc. of ISLPED, 2001.
    • Proc. of ISLPED, 2001
    • Cao, Y.1
  • 39
    • 0033691758 scopus 로고    scopus 로고
    • Table size reduction for data value predictors by exploiting narrow width values
    • Sato, T., Arita, I., "Table Size Reduction for Data Value Predictors by Exploiting Narrow Width Values", in Proc. of ICS, 2000.
    • Proc. of ICS, 2000
    • Sato, T.1    Arita, I.2
  • 42
    • 17644367579 scopus 로고    scopus 로고
    • Defining wakeup width for efficient dynamic scheduling
    • Aggarwal, A., Franklin, M., Ergin, O., "Defining Wakeup Width for Efficient Dynamic Scheduling", in ICCD 2004.
    • ICCD 2004
    • Aggarwal, A.1    Franklin, M.2    Ergin, O.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.