Register packing: Exploiting narrow-width operands for reducing register file pressure

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 304-315

  Ergin, Oguz ^a   Balkan, Deniz ^b   Ghose, Kanad ^b   Ponomarev, Dmitry ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b State University of New York at Binghamton   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FILE PRESSURE; FULL-WIDTH REGISTER; INSTRUCTION WINDOWS; REGISTER ALLOCATION;

BENCHMARKING; CODES (SYMBOLS); COMPUTER NETWORKS; COMPUTER SCIENCE; CONSTRAINT THEORY;

STORAGE ALLOCATION (COMPUTER);

EID: 21644435605     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.29     Document Type: Conference Paper

References (46)

1. Burger, D. and Austin, T. M., "The SimpleScalar tool set: Version 2.0", Tech. Report, Dept. of CS, Univ. of Wisconsin-Madison, June 1997 and documentation for all Simplescalar releases (through version 3.0).
2. Balasubramonian, R., Dwarkadas, S., Albonesi, D., "Reducing the Complexity of the Register File in Dynamic Superscalar Processor", in Proc. of MICRO-34, 2001.
3. Borch, E., Tune, E., Manne, S., Emer, J., "Loose Loops Sink Chips", in Proc. of HPCA, 2002.
4. Balakrishnan, S., Sohi, G., "Exploiting Value Locality in Physical Register Files", in Proc. of MICRO-36, 2003.
5. Cruz, J-L. et. al., "Multiple-Banked Register File Architecture", in Proc. of ISCA-27, 2000.
6. Franklin, M., Sohi, G., "Register Traffic Analysis for Streamlining Inter-Operation Communication in Fine-Grain Parallel Processors", in Proc. of MICRO-25, 1992.
7. Gonzalez, A., Gonzalez, J., Valero, M., "Virtual-Physical Registers", in Proc. of HPCA-4, 1998.
8. Hu, Z. and Martonosi, M., "Reducing Register File Power Consumption by Exploiting Value Lifetime Characteristics", in Workshop on Complexity-Effective Design (WCED), 2000.
9. Hinton, G., et.al., "The Microarchitecture of the Pentium 4 Processor", Intel Technology Journal, Q1, 2001.
10. Jaleel A. and Jacob B. "In-line interrupt handling for software-managed TLBs." in Proc. of ICCD-19, 2001.
11. Jourdan, S., Ronen, R., Bekerman, M., Shomar, B. and Yoaz, A., "A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification", in Proc. of MICRO-31, 1998.
12. Kessler, R.E., "The Alpha 21264 Microprocessor", in Micro, 19(2), 1999.
13. Kim, N., Mudge, T., "Reducing Register Ports Using Delayed Write-Back Queues and Operand Pre-Fetch", in ICS, 2003.
14. Martinez, J., Renau, J., Huang, M., Prvulovich, M., Torrellas, J., "Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors", in Proc. of MICRO-35, 2002.
15. Moudgill, M., Pingali, K., Vassiliadis, S., "Register Renaming and Dynamic Speculation: An Alternative Approach", in Proc. of MICRO-26, 1993.
16. Monreal, T., Vinals, V., Gonzalez, A., Valero, M. "Hardware Schemes for Early Register Release", in ICPP-02, 2002.
17. Park, I., Powell, M., Vijaykumar, T., "Reducing Register Ports for Higher Speed and Lower Energy", in MICRO, 2002.
18. Tran, N., et.al., "Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing", in Proc. of ISPASS-2004, 2004.
19. Wallase, S., Bagherzadeh, N., "A Scalable Register File Architecture for Dynamically Scheduled Processors", in Proc. of PACT-5, 1996.
20. Yeager, K., "The MIPS R10000 Superscalar Microprocessor", IEEE Micro, Vol. 16, No 2, April, 1996.
21. Canal, R., Parserisa, J.M., Gonzalez, A., "Dynamic Cluster Assignment Mechanisms", in Proc. of HPCA-6, 2000.
22. Farkas, K., Chow, P., Jouppi, N., Vranesic, Z., "The Multicluster Architecture: Reducing Cycle Time Through Partitioning", in Proc. of MICRO-30, 1997.
23. Azevedo, A., et.al., "Profile-based Dynamic Voltage Scheduling using Program Checkpoints in COPPER Framework", in Proceedings of DATE, 2002.
24. Lipasti, M., et.al., "Physical Register Inlining", in Proc. of ISCA, 2004.
25. Martin, M., Roth, A., Fischer, C., "Exploiting Dead Value Information", in Proc. Of MICRO-30, 1997.
26. Butts, A., Sohi, G., "Use-Based Register Caching with Decoupled Indexing", in Proc. of ISCA, 2004.
27. Brooks, D. and Martonosi, M., "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance", in Proc. of HPCA, 1999.
28. Canal R., Gonzales A., and Smith J., "Very Low Power Pipelines using Significance Compression", in Proc. of MICRO-33, 2000.
29. Villa, L., Zhang, M. and Asanovic, K., "Dynamic Zero Compression for Cache Energy Reduction", in MICO 2000.
30. Canal, R., Gonzalez, A., Smith, J., "Software-Controlled Operand Gating", in Proc. of the Intl. Symp. On Code Generation and Optimization, 2004.
31. Loh, G., "Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth", in MICRO-35, 2002.
32. Nakra, T., et.al., "Width Sensitive Scheduling for Resource Constrained VLIW Processors", Workshop on Feedback Directed and Dynamic Optimizations, 2001.
33. Monreal, T., et.al., "Delaying Physical Register Allocation Through Virtual Physical Registers", in Proc. of MICRO-34 1999.
34. Larsen, S., Amarasinghe, S., "Exploiting Superword Level Parallelism with Multimedia Instruction Sets", in Proc. of the Conferenc on Programming Language Design and Implementation, 2000.
35. Budiu, M., et.al., "BitValue inference: Detecting and Exploiting Narrow Bitwidth Computations", in Proceedings of EuroPar 2000.
36. Patterson, J., "Accurate Static Branch Prediction by Value Range Propagation", in Proc. of PLDI, 1995.
37. Stephenson, M., et.al., "Bitwidth Analysis with Application to Silicon Compilation", in Proc. of PLDI, 2001.
38. Cao, Y., "A System-Level Energy Minimization Approach Using Datapath Width Optimization", in Proc. of ISLPED, 2001.
39. Sato, T., Arita, I., "Table Size Reduction for Data Value Predictors by Exploiting Narrow Width Values", in Proc. of ICS, 2000.
40. st Value Prediction Workshop (Held in conjuction with ISCA-30), 2003.
41. Ergin, O., Balkan,D., Ponomarev, D., Ghose, K., "Increasing Processor Performance Through Early Register Release", in Proceedings of ICCD, 2004.
42. Aggarwal, A., Franklin, M., Ergin, O., "Defining Wakeup Width for Efficient Dynamic Scheduling", in ICCD 2004.
43. Aggarwal A. and Franklin M., "Energy Efficient Asymmetrically Ported Register Files" in Proc. of ICCD-21. 2003.
44. Tallam S. and Gupta R., "Bitwidth Aware Global Register Allocation", In Proc. of SIGPLAN-SIGACT, 2003.
45. Balkan D., Ergin O., Ponomarev D., Ghose K. "Selective Writeback: Improving Processor Performance and Energy Efficiency", in Proc. of IBM p=ac2 conference, 2004.
46. nd Value Prediction Workshop (held in conjunction with ASPLOS XI), 2004