Use-based register caching with decoupled indexing

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 302-313

  Butts, J Adam ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECOUPLED INDEXING; PHYSICAL REGISTERS; REGISTER CACHING; REGISTER FILES;

BUFFER STORAGE; DECODING; HIERARCHICAL SYSTEMS; MONOLITHIC INTEGRATED CIRCUITS; MULTIPLEXING; NATURAL FREQUENCIES; OPTIMIZATION;

INDEXING (OF INFORMATION);

EID: 4644269726     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. P. Ahuja, D. Clark, and A. Rogers. The performance impact of incomplete bypassing in processor pipelines. In Proc. of the 28th Intl. Symp. on Microarchitecture, December 1995. pp. 36-45.
2. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Reducing the complexity of the register file in dynamic superscalar processors. In Proc. of the 34th Intl. Symp. on Microarchitecture, December, 2001. pp. 237-48.
3. E. Borch, E. Tune, S. Manne, J. Emer. Loose loops sink chips. In Proc. of the 8th Intl. Symp. on High-Performance Comp. Arch., February 2002. pp. 270-81.
4. D. Burger and T. Austin. The SimpleScalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin-Madison, June 1997.
5. J. A. Butts and G. Sohi. Characterizing and predicting value degree of use. In Proc. of the 35th Intl. Symp. on Microarchitecture, November 2002. pp. 15-26.
6. J.-L. Cruz, A. González, M. Valero, and N. P. Topham. Multiple-banked register file architectures. In Proc. of the 27th Intl. Symp. on Comp. Arch., June 2000. pp. 316-25.
7. A. González, J. González, and M. Valero. Virtual-physical registers. In Proc. of the 4th Intl. Symp. on High-Performance Comp. Arch., February 1998. pp. 175-84.
8. A. Hartstein and T. Puzak. The optimum pipeline depth for a microprocessor. In Proc. of the 29th Intl. Symp. on Comp. Arch., May 2002. pp. 7-13.
9. M. Hrishikesh, N. Jouppi, K. Farkas, D. Burger, S. Keckler, and P. Shivakumar. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proc. of the 29th Intl. Symp. on Comp. Arch., May 2002. pp. 14-24.
10. R. Kessler. The Alpha 21264 microprocessor. In IEEE Micro, vol. 19, March-April 1999. pp. 24-36.
11. L. Lozano C. and G. Gao. Exploiting short-lived variables in superscalar processors. In Proc. of the 28th Intl. Symp. on Microarchitecture, Dec. 1995. pp. 292-302.
12. E. Sprangle and D. Carmean. Increasing processor performance by implementing deeper pipelines. In Proc. of the 29th Intl. Symp. on Comp. Arch., May 2002. pp. 25-34.
13. J. Swensen and Y. Patt. Hierarchical registers for scientific computers. In Proc. of the 1988 Intl. Conf. on Supercomputing, July 1988. pp. 346-53.
14. A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. Speculation techniques for improving load related instruction scheduling. In Proc. of the 26th Intl. Symp. on Comp. Arch., May 1999. pp. 42-53.
15. R. Yung and N. Wilhelm. Caching processor general registers. In Proc. of the Intl. Conf. on Comp. Design, October 1995. pp. 307-12.
16. J. Zalamea, J. Llosa, E. Ayguadé, and M. Valero. Two-level hierarchical register file organization for VLIW processors. In Proc. of the 33rd Intl. Symp. on Microarchitecture, December 2000. pp. 137-46.