Field programmability of supply voltages for FPGA power reduction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 4, 2007, Pages 752-764

  Li, Fei ^b   Lin, Yan ^a,b   He, Lei ^b  

^a IEEE

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Dual vdd; Field programmable gate array (FPGA) architecture; Power reduction; Supply voltage programmability

Indexed keywords

COMPUTER AIDED DESIGN; ELECTRIC POTENTIAL; NANOTECHNOLOGY; RANDOM ACCESS STORAGE;

DUAL VDD; POWER REDUCTION; SUPPLY-VOLTAGE PROGRAMMABILITY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 33947597506     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.884848     Document Type: Article

References (35)

1. K. Poon, A. Yan, and S. Wilton, "A flexible power model for FPGAs," in Proc. 12th Int. Conf. Field-Programmable Logic and Appl., Sep. 2002, pp. 312-321.
2. F. Li, D. Chen, L. He, and J. Cong, "Architecture evaluation for power-efficient FPGAs," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, Feb. 2003, pp. 175-184.
3. T. Tuan and B. Lai, "Leakage power analysis of a 90 nm FPGA," in Proc. IEEE Custom Integr. Circuits Conf., 2003, pp. 57-60.
4. J. H. Anderson, F. N. Najm, and T. Tuan, "Active leakage power optimization for FPGAs," in Proc. ACM Int. Symp, Field-Programmable Gate Arrays, Feb. 2004, pp. 33-41.
5. J. Lamoureux and S. J. Wilton, "On the interaction between power-aware FPGA CAD algorithms," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2003, pp. 701-708.
6. A. Gayasen, Y. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and T. Tuan, "Reducing leakage energy in FPGAs using region-constrained placement," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, Feb. 2004, pp. 51-58.
7. D. E. Lackey et al., "Managing power and performance for system-on-chip designs using voltage islands," in Proc. Int. Conf. Comput.-Aided Des., 2002, pp. 195-202.
8. F. Li, Y. Lin, L. He, and J. Cong, "Low-power FPGA using predefined dual-Vdd/dual-Vt fabrics," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, Feb. 2004, pp. 42-50.
9. F. Li, Y. Lin, and L. He, "FPGA power reduction using configurable dual-Vdd," in Proc. Des. Autom. Conf., Jun. 2004, pp. 735-740.
10. _, "Vdd programmability to reduce FPGA interconnect power," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2004, pp. 760-765.
11. A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and T. Tuan, "A dual-Vdd low power FPGA architecture," in Proc. Int. Conf. Field-Programmable Logic and Appl., Aug. 2004, pp. 145-147.
12. J. H. Anderson and F. N. Najm, "Low-power programmable routing circuitry for FPGAs," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2004, pp. 602-609.
13. F. Li, Y. Lin, and L. He, "Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction," in Proc. Asia South Pacific Des. Autom. Conf., Jan. 2005, pp. 645-650.
14. Y. Lin, F. Li, and L. He, "Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmability," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, Feb. 2005, pp. 199-207.
15. Y. Lin and L. He, "Leakage efficient chip level dual-Vdd assignment with time slack allocation for FPGA power reduction," in Proc. Des. Autom. Conf., Jun. 2005, pp. 720-725.
16. D. Chen, J. Cong, F. Li, and L. He, "Low power technology mapping for FPGA architectures with dual supply voltages," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, Feb. 2004, pp. 109-117.
17. D. Chen and J. Cong, "Delay optimal low-power circuit clustering for FPGAs with dual supply voltages," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, Aug. 2004, pp. 70-73.
18. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Norwell, MA: Kluwer, Feb. 1999.
19. G. G. Lemieux and S. D. Brown, "A detailed router for allocating wire segments in field-programmable gate arrays," in Proc. ACM Phys. Des. Workshop, Apr. 1993, pp. 215-226.
20. V. Betz and J. Rose, "VPR: A new packing, placement and routing tool for FPGA research," in Proc. Int. Workshop Field Programmable Logic and Appl., 1997, pp. 213-222.
21. J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," in Proc. Des. Autom. Conf., Jun. 1998, pp. 495-500.
22. U. of Berkeley Device Group, Berkeley Predictive Technology Model, 2002. [Online], Available: http://www-device.eecs.berkeley.edu/ptm/mosfet.html
23. Y.-M. Jiang, A. Krstic, and K.-T. Cheng, "Estimation for maximum instantaneous current through supply lines for CMOS circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 1, pp. 61-73, Feb. 2000.
24. K. Usami et al., "Automated low-power technique exploiting multiple supply voltages applied to a media processor," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 463-472, Mar. 1998.
25. K. Usami and M. Horowitz, "Clustered voltage scaling techniques for low-power design," in Proc. Int. Symp. Low Power Electron, and Des., 1995, pp. 3-8.
26. M. Hamada et al., "A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme," in Proc. IEEE Custom Integr. Circuits Conf., 1998, pp. 495-498.
27. F. Ishihara, F. Sheikh, and B. Nikolic, "Level conversion for dual-supply systems," in Proc. Int. Symp. Low Power Electron. and Des., 2003, pp. 164-167.
28. R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava, and S. Kulkarni, "Pushing ASIC performance in a power envelope," in Proc. Des. Autom. Conf., 2003, pp. 788-793.
29. J. P. Fishburn and A. E. Dunlop, "TILOS: A posynomial programming approach to transistor sizing," in Proc. Int. Conf. Comput.-Aided Des., 1985, pp. 326-328.
30. R. W. Brodersen, M. A. Horowitz, D. Markovic, B. Nikolic, and V. Stojanovic, "Methods for true power minimization," in Proc. Int. Conf. Comput.-Aided Des., 2002, pp. 35-42.
31. MCNC Designers' Manual, MCNC, Research Triangle Park, NC, 1993.
32. S. Yang, "Logic synthesis and optimization benchmarks," Microelectronics Center North Carolina, Research Triangle Park, NC, Tech. Rep., 1991.
33. International Technology Roadmap for Semiconductors, 2003. [Online]. Available: http://public.itrs.net/Files/2003ITRS/Home2003.htm
34. Y. Lin, F. Li, and L. He, "Circuits and architectures for field programmable gate array with configurable supply voltage," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 9, pp. 1035-1047, Sep. 2005.
35. Y. Lin and L. He, "Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction," in Proc. Des. Autom. Conf., Jun. 2005, pp. 720-725.