Delay Optimal Low-Power Circuit Clustering for FPGAs with Dual Supply Voltages

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2004-January, Issue January, 2004, Pages 70-73

  Chen, Deming ^a   Cong, Jason ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Circuit clustering; dual supply voltage; low power FPGA

Indexed keywords

ALGORITHMS; CARRY LOGIC; LOGIC CIRCUITS; LOW POWER ELECTRONICS; POWER ELECTRONICS;

CIRCUIT CLUSTERING; CLUSTERING PROCEDURE; CLUSTERING RESULTS; CONFIGURABLE LOGIC BLOCKS; DUAL SUPPLY VOLTAGES; HIGH SUPPLY VOLTAGES; LOW SUPPLY VOLTAGES; LOW-POWER FPGAS;

CLUSTERING ALGORITHMS;

EID: 84932115488     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2004.240787     Document Type: Conference Paper

References (20)

1. J. Anderson and F. N. Najm, "Power-Aware Technology Mapping for LUT-Based FPGAs," IEEE Intl. Conf. on FPT, 2002.
2. V. Betz and J. Rose, "Cluster-Based Logic Blocks for FPGAs: Area- Efficiency vs. Input sharing and Size," CICC, May 1997.
3. E. Bozogzadeh, et al., "RPack: Routability-driven Packing for Cluster-Based FPGAs," ASPDAC, Jan. 2001.
4. D. Chen, J. Cong, and Y. Fan, "Low-Power High-Level Synthesis for FPGA Architectures," ISLPED, Aug. 2003.
5. D. Chen, J. Cong, F. Li, and L. He, "Low-Power Technology Mapping for FPGA Architectures with Dual Supply Voltages," FPGA, Feb. 2004.
6. J. Cong and M. Romesis, "Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping," DAC, Jun. 2001.
7. M. Hamada, et al., "A Top-down Low Power Design Technique Using Clustered Voltage Scaling with Variable Supply-voltage Scheme," CICC, May 1998.
8. E. Kusse and J. Rabaey, "Low-Energy Embedded FPGA Structures," ISLPED, Aug. 1998.
9. J. Lamoureux and S.J.E. Wilton, "On the Interaction between Power- Aware CAD Algorithms for FPGAs," ICCAD, Nov. 2003.
10. E.L. Lawler, K.N. Levitt, and J. Turner, "Module Clustering to Minimize Delay in Digital Networks," IEEE Transactions on Computers, Vol. C-18, No. 1, Jan. 1966.
11. F. Li, D. Chen, L. He, and J. Cong, "Architecture Evaluation for Power-efficient FPGAs," FPGA, Feb. 2003.
12. F. Li, Y. Lin, L. He, and J. Cong, "Low-power FPGA using Dual- Vdd/Dual-Vt Techniques," FPGA, Feb. 2004.
13. A. Marquardt, V. Betz, and J. Rose, "Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density," FPGA, Feb. 1999.
14. R. Murgai, R.K. Brayton, and A. Sangiovanni-Vincentelli, "On Clustering for Minimum Delay/Area," ICCAD, Nov. 1991.
15. R. Rajaraman and DF Wong, "Optimal Clustering for Delay Minimization," DAC, Jun. 1993.
16. S. Raje and M. Sarrafzadeh, "Variable Voltage Scheduling," ISLPED, Apr.1995.
17. A. Singh and M. Marek-Sadowska, "Efficient Circuit Clustering for Area and Power Reduction in FPGAs," FPGA, Feb. 2002.
18. K. Usami and M. Horowitz, "Clustered Voltage Scaling for Low- Power Design," ISLPED, Apr. 1995.
19. H. Vaishnav and M. Pedram. "Delay Optimal Clustering Targeting Low-Power VLSI Circuits," TCAD, Vol.18. No.6, Jun. 1999.
20. S. S. C. Yeh, et al., "Gate Level Design Exploiting Dual Supply Voltages for Power-driven Applications," DAC, Jun. 1999.