Low-power programmable routing circuitry for FPGAs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 602-609

  Anderson, Jason H ^a   Najm, Farid N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS; LEAKAGE CURRENTS; MOS DEVICES; ROUTERS; SWITCHES; TRANSISTORS;

LOW-POWER MODE; PROGRAMMABLE ROUTING CIRCUITRY; SLEEP MODE; TIMING SLACK;

ELECTRIC NETWORK ANALYSIS;

EID: 16244414871     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. 2002 International Technology Roadmap for Semiconductors (ITRS).
2. http://www.device.eecs.berkeley.edu/~ptm/.
3. A. Agarwal, C.H. Kim, S. Mukhopadhyay, and K. Roy. Leakage in nano-scale technologies: Mechanisms, impact and design considerations. In ACM/IEEE Design Automation Conference, pages 6-11, 2004.
4. M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry. Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique. In ACM/IEEE Design Automation Conference, pages 480-485, 2002.
5. N. Azizi and F.N. Najm. An asymmetric SRAM cell to lower gate leakage. In IEEE International Symposium on Quality Electronic Design, pages 534-539, 2004.
6. B.H. Calhoun, F.A. Honore, and A. Chandrakasan. Design methodology for fine-grained leakage control in MTCMOS. In ACM/IEEE International Symposium on Low-Power Electronics and Design, pages 104-109, 2003.
7. A. Gayasen, Y. Tsai, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, and T. Tuan. Reducing leakage energy in FPGAs using region-constrained placement. In ACM International Symposium on Field Programmable Gate Arrays, pages 51-58, 2004.
8. V. George and J. Rabaey. Low-Energy FPGAs: Architecture and Design. Kluwer Academic Publishers, Boston, MA, 2001.
9. C.H. Kim, J.-J. Kim, S. Mukhopadhyay, and K. Roy. A forward body-biased low-leakage SRAM cache: Device and architecture considerations. In ACM/IEEE International Symposium on Low-Power Electronics and Design, pages 6-9, 2003.
10. R.K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar. High-performance and low-power challenges for sub-70nm microprocessor circuits. In IEEE Custom Integrated Circuits Conference, pages 125-128, 2002.
11. K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, and S. Kurosawa. A novel powering-down scheme for low Vt CMOS circuits. In IEEE Symposium on VLSI Circuits, pages 44-45, 1998.
12. G. Lemieux. Design of interconnection networks for programmable logic devices. In Ph.D. Thesis. ECE Department, University of Toronto, 2003.
13. D. Lewis, V. Betz, D. Jefferson, A. Lee, C. Lane, P. Leventis, et. al. The Stratix routing and logic architecture. In ACM International Symposium on Field Programmable Gate Arrays, pages 12-20, 2003.
14. F. Li, D. Chen, L. He, and J. Cong. Architecture evaluation for power-efficient FPGAs. In ACM International Symposium on Field Programmable Gate Arrays, pages 175-184, 2003.
15. F. Li, Y. Lin, and L. He. FPGA power reduction using configurable dual-Vdd. In ACM/IEEE Design Automation Conference, pages 735-740, 2004.
16. F. Li, Y. Lin, L. He, and J. Gong. Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics. In ACM International Symposium on Field Programmable Gate Arrays, pages 42-50, 2004.
17. K.W. Poon, A. Yan, and S. J. E. Wilton. A flexible power model for FPGAs. In International Conference on Field-Programmable Logic and Applications, pages 312-321, 2002.
18. A. Rahman and V. Polavarapuv. Evaluation of low-leakage design techniques for field-programmable gate arrays. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 23-30, 2004.
19. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. In Proceedings of the IEEE, pages 305-327, February 2003.
20. L. Shang, A. Kaviani, and K. Bathala. Dynamic power consumption of the Virtex-II FPGA family. In ACM International Symposium on Field Programmable Gate Arrays, pages 157-164, Monterey, CA, 2002.
21. T. Tuan and B. Lai. Leakage power analysis of a 90nm FPGA. In IEEE Custom Integrated Circuits Conference, pages 57-60, 2003.
22. Q. Wang and S. B. K. Vrudhula. Algorithms for minimizing standby power in deep submicrometer, dual-Vt CMOS circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(3):306-318, March 2002.
23. Xilinx, Inc., San Jose, CA. Spartan-3 FPGA Data Sheet, 2004.