Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn 12, Issue , 2004, Pages 42-50

  Li, Fei ^a   Lin, Yan ^a   He, Lei ^a   Cong, Jason ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Dual Vdd; Dual Vt; FPGA; Low power; Power efficient

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; ELECTRIC POTENTIAL; LEAKAGE CURRENTS; SIMULATED ANNEALING; THRESHOLD VOLTAGE;

DUAL VDD; DUAL VT; LOW POWER; POWER EFFICIENT;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 2442422090     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/968280.968288     Document Type: Conference Paper

References (19)

1. E. Kusse and J. Rabaey, "Low-energy embedded FPGA structures," in ISLPED, 1998.
2. F. Li, D. Chen, L. He, and J. Cong, "Architecture evaluation for power-efficient fpgas," in ISFPGA, 2003.
3. K. Usami and M. Horowitz, "Clustered voltage scaling techniques for low-power design," in ISLPED, 1995.
4. C. Chen, A. Srivastava, and M. Sarrafzadeh, "On gate level power optimization using dual-supply voltages." IEEE Trans. on VLSI Systems, 2001.
5. M. Hamada, Y. Ootaguro. and T. Kuroda. "Utilizing surplus timing for power reduction," in Proc. CICC, 2001.
6. K. Usami and et al, "Automated low-power technique exploiting multiple supply voltages applied to a media processor," IEEE Journal of Solid-State Circuits, 1998.
7. M. Hamada and et al. "A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme." in CICC, 1998.
8. J. T. Kao and A. P. Chandrakasan, "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits," in IEEE Journal of Solid-state circuits, 2000.
9. D. E. Lackey and et al., "Managing power and performance for system-on-chip designs using voltage islands," in ICCAD, 2002.
10. R. Puri and et al, "Pushing ASTC performance in a power envelope," in DAC, 2003.
11. International Technology Roadmap for Semiconductors, 2003 Edition, http://public.itrs.net/Files/2003ITRS/Home2003.htm
12. S.Sze., Physics of Semiconductor Devices. John Wiley and Sons, 1981.
13. F. Ishihara, F. Sheikh, and B. Nikolic, "Level conversion for dual-supply systems," in ISLPED, 2003.
14. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Feb 1999.
15. E. M. Sentovich et. al., "SIS: A system for sequential circuit synthesis," in Department of Electrical Engineering and Computer Science, Berkeley, CA 94720, 1992.
16. J. Cong, J. Peck, and Y. Ding, "RASP: A general logic synthesis system for SRAM-based FPGAs," in ISFPGA, 1996.
17. J. P. Fishburn and A. E. Dunlop, "TILOS: A posynomial programming approach to transistor sizing," in ICCAD, 1985.
18. R. W. Brodersen and et al., "Methods for true power minimization," in ICCAD, 2002.
19. F. Li, Y. Lin, L. He, and J. Cong, "FPGA power reduction using configurable dual-Vdd," Tech. Rep. UCLA Eng. 03-224, Electrical Engineering Department, UCLA. 2003.