Propagation Delay of an RC-Chain with a Ramp Input

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 1, 2007, Pages 66-70

  Mita, Rosario ^a   Palumbo, Gaetano ^a   Poli, Massimo ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Delay estimation; integrated circuit interconnections; ladder circuits; RC circuits; time domain analysis; transient response

Indexed keywords

APPROXIMATION THEORY; COMPUTER SIMULATION; MATHEMATICAL MODELS; OPTIMIZATION; PIECEWISE LINEAR TECHNIQUES; TIME DOMAIN ANALYSIS; TRANSIENT ANALYSIS; ULSI CIRCUITS; VLSI CIRCUITS;

CLOSED-FORM MODELS; LADDER CIRCUITS; RC CIRCUITS; SEMI-ANALYTICAL MODEL;

INTEGRATED CIRCUITS;

EID: 33847660457     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.885397     Document Type: Article

References (24)

1. D. Sylvester and K. Keutzer, “Impact of small process geometries on microarchitectures in systems on a chip,” Proc. IEEE, vol. 89, no. 4, pp. 467–489, Apr. 2001.
2. R. Ho, K. Mai, and M. Horowitz, “The future of wire,” Proc. IEEE, vol. 89, no. 4, pp. 490–504, Apr. 2001.
3. F. Caignet, S. Delmas-Bendhia, and E. Sicard, “The challenge of signal integrity in deep-submicrometer CMOS technology,” Proc. IEEE, vol. 89, no. 4, pp. 556–573, Apr. 2001.
4. J. Rossello, C. de Benito, and J. Segura, “A compact gate-level energy and delay model of dynamic CMOS gates,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 10, pp. 685–689, Oct. 2005.
5. W. C. Elmore, “The transient response of damped linear networks with particular regard to wideband amplifiers,” J. Appl. Phys., vol. 19, pp. 55–63, Jan. 1948.
6. J. Rubinstein, P. Penfield Jr., and M. A. Horowitz, “Signal delay in RC tree networks,” IEEE Trans. Comput. -Aided Design Integr. Circuits Syst., vol. CAD-2, pp. 202–211, Jul. 1983.
7. J. L. Wyatt Jr., “Signal delay in RC mesh networks,” IEEE Trans. Circuits Syst., vol. CAS-32, no. 5, pp. 507–510, May 1985.
8. M. Celik, L. Pileggi, and A. Odabasioglu, IC Interconnect Analysis. Norwell: Kluwer, 2002.
9. L. Pileggi and R. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 9, no. 4, pp. 352–366, Apr. 1990.
10. A. Kahng and S. Muddu, “An analytical delay model for RLC interconnects,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 12, pp. 1507–1514, Dec. 1997.
11. M. Celik and L. Pileggi, “Metrics and bounds for phase delay and signal attenuation in RC(L) clock trees,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 18, no. 3, pp. 293–300, Mar. 1999.
12. Y. Ismail and E. Friedman, “Effects of inductance on the propagation delay and repeater insertion in VLSI circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Circuits, vol. 8, no. 2, pp. 195–206, Apr. 2000.
13. Y. Ismail, E. Friedman, and J. Neves, “Equivalent elmor delay for RLC tree,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 1, pp. 83–97, Jan. 2000.
14. Y. Ismail and E. Friedman, On-Chip Inductance in High Speed Integrated Circuits. Norwell, MA: Kluwer, 2001.
15. Y. Ismail, “On-chip inductance cons and pros,” IEEE Trans. Very Large Scale Integr. (VLSI) Circuits, vol. 10, no. 6, pp. 685–694, Dec. 2002.
16. Y. Massoud, S. Majors, J. Kawa, T. Bustami, D. MacMillen, and J. White, “Managing on-chip inductive effects,” IEEE Trans. Very Large Scale Integr. (VLSI) Circuits, vol. 10, no. 6, pp. 789–798, Dec. 2002.
17. G. Palumbo and M. Poli, “Propagation delay model of a current driven RC chain for an optimized design,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 4, pp. 572–575, Apr. 2003.
18. F. Liu, C. Chandramouli, and C. Alpert, “A delay metric for RC circuits based on the weibull distribution,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 3, pp. 443–447, Mar. 2004.
19. M. Gander and A. Ruehli, “Optimized waveform relaxation methods for RC type circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 4, pp. 755–767, Apr. 2004.
20. A. Abou-Seido, B. Nowak, and C. Chu, “Fitted elmor delay: A simple and accurate interconnected delay model,” IEEE Trans. Very Large Scale Integr. (VLSI) Circuits, vol. 12, no. 7, pp. 691–696, Jul. 2004.
21. C. Alpert, A. Devgan, and C. Kashyap, “RC delay metrics for performance optimization,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 5, pp. 571–582, May 2001.
22. C. Alpert, F. Liu, C. Kashyap, and A. Devgan, “Closed-form delay and slew metrics made easy,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 12, pp. 1661–1668, Dec. 2004.
23. E. G. Friedman and J. H. Mulligan Jr., “Ramp input response of RC tree networks,” Anal. Integr. Circuits Signal Process., vol. 14, no. 1/2, pp. 53–58, Sep. 1997.
24. R. Gupta, B. Tutuianu, and L. Pileggi, “The elmore delay as a bound for RC trees with generalized input signals,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 1, pp. 95–104, Jan. 1997.