Improving multiple-CMP systems using token coherence

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2005, Pages 328-339

  Marty, Michael R ^a   Bingham, Jesse D ^b   Hill, Mark D ^a   Hu, Alan J ^b   Martin, Milo M K ^c   Wood, David A ^a  

^a University of Wisconsin Madison   (United States)

^b UNIVERSITY OF BRITISH COLUMBIA   (Canada)

^c UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSORS (CMP); DIRECTORY PROTOCOLS; HIERARCHICAL PROTOCOLS; SEMICONDUCTOR TECHNOLOGY;

COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; HIERARCHICAL SYSTEMS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; SEMICONDUCTOR DEVICES;

MULTIPROCESSING SYSTEMS;

EID: 28444472751     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2005.17     Document Type: Conference Paper

References (40)

1. A. R. Alameldeen, M. M. K. Martin, C. J. Mauer, K. E. Moore, M. Xu, D. J. Sorin, M. D. Hill, and D. A. Wood. Simulating a $2M Commercial Server on a $2K PC. IEEE Computer, 36(2):50-57, Feb. 2003.
2. A. R. Alameldeen and D. A. Wood. Variability in Architectural Simulations of Multi-threaded Workloads. In Proceedings of the Ninth IEEE Symposium on High-Performance Computer Architecture, pages 7-18, Feb. 2003.
3. L. A. Barroso and K. Oharachorloo. Personal Communication, June 2003.
4. L. A. Barroso, K. Charachorloo, and E. Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 3-14, June 1998.
5. L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 282-293, June 2000.
6. L. A. Barroso, K. Gharachorloo, M. Ravishankar, and R. Stets. Managing Complexity in the Piranha Server-Class Processor Design. In 2nd Workshop on Complexity-Effective Design held in conjunction with the 27th International Symposium on Computer Architecture, June 2001.
7. J. M. Borkenhagen, R. D. Hoover, and K.M. Valk. EXA Cache/Scalability Controllers. In IBM Enterprise X-Architecture Technology: Reaching the Summit, pages 37-50. International Business Machines, 2002.
8. T. Braun, A. E. Condon, A. J. Hu, K. S. Juse, M. Laza, M. Leslie, and R. Sharma. Proving Sequential Consistency by Model Checking. In International High-level Design, Validation, and Test Workshop. IEEE, Nov. 2001.
9. E. Clarke and E. Emerson. Design and Synthesis of Synchronization Skeletons using Branching Time Temporal Logic. In D. Kozen, editor, Proceedings of the Workshop on Logics of Programs, volume 131 of Lecture Notes in Computer Science, pages 52-71, May 1981. Springer-Verlag.
10. A. L. Cox and R. J. Fowler. Adaptive Cache Coherency for Detecting Migratory Shared Data. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 98-108, May 1993.
11. D. E. Culler and J. Singh. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers, Inc., 1999.
12. D. L. Dill, A. J. Drexler, A. J. Hu, and C. H. Yang. Protocol Verification as a Hardware Design Aid. In International Conference on Computer Design. IEEE, Oct. 1992.
13. K. Gharachorloo, M. Sharma, S. Steely, and S. V. Doren. Architecture and Design of AlphaServer GS320. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 13-24, Nov. 2000.
14. E. Hagersten and M. Koster. WildFire: A Scalable Path for SMPs. In Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture, pages 172-181, Jan. 1999.
15. L. Hammond, B. Hubbert, M. Siu, M. Prabhu, M. Chen, and K. Olukotun. The Stanford Hydra CMP. IEEE Micro, 20(2):71-84, March-April 2000.
16. L. Hammond, B. A. Nayfeh, and K. Olukotun. A Single-Chip Multiprocessor. IEEE Computer, 30(9):79-85, Sept. 1997.
17. R. Joshi, L. Lamport, J. Matthews, S Tasiran, M. Tuttle, and Y. Yu. Checking Cache-Coherence Protocols with TLA+. Formal Methods in System Design, 22(2): 125-131, March 2003.
18. L. Lamport. Specifying Systems: The TLA+ Language and Tools for Hardware and Software Engineers. Addision-Wesley, 2002.
19. D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 148-159, May 1990.
20. B.-H. Lim and A. Agarwal. Reactive Synchronization Algorithms for Multiprocessors. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 25-35, Oct. 1994.
21. T. D. Lovett and R. M. Clapp. STiNG: A CC-NUMA Computer System for the Commercial Marketplace. In Proceedings of the 23th Annual International Sympoiium on Computer Architecture, May 1996.
22. P. S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, Feb. 2002.
23. M. M. K. Martin. Token Coherence. PhD thesis, University of Wisconsin, 2003.
24. M. M. K. Martin, P. J. Harper, D. J. Sorin, M. D. Hill, and D. A. Wood. Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared Memory Multiprocessors. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 206-217, June 2003.
25. M. M. K. Martin, M. D. Hill, and D. A. Wood. Token Coherence: Decoupling Performance and Correctness. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 182-193, June 2003.
26. K. L. McMillan and J. Schwalbe. Formal Verification of the Gigamax Cache-Consistency Protocol. In International Symposium on Shared Memory Multiprocessing, pages 242-251. Information Processing Society of Japan, 1991.
27. D. Mosberger. Memory Consistency Models. Operating Systems Review, 21(1):18-26, 1993.
28. A. Moshovos, G. Memik, B. Falsafi, and A. Choudhary. JETTY: Filtering Snoops for Reduced Power Consumption in SMP Servers. In Proceedings of the Seventh IEEE Symposium on High-Performance Computer Architecture, Jan. 2001.
29. J.-P. Queille and J. Sifakis. Specification and Verification of Concurrent Systems in Cesar. In 5th International Symposium on Programming, pages 337-351. Springer, 1981. Lecture Notes in Computer Science Number 137.
30. Z. Radovi'c and E. Hagersten. Efficient Synchronization for Nonuniform Communication Architectures. In Proceedings of SC2003, Nov. 2003.
31. R. Rajwar, A. Kägi, and J. R. Goodman. Improving the Throughput of Synchronization by Insertion of Delays. In Proceedings of the Sixth IEEE Symposium on High-Performance Computer Architecture, pages 168-179, Jan. 2000.
32. S. L. Scott and J. R. Goodman. Performance of Pruning-Cache Directories for Large-Scale Multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 4(5):520-534, May 1993.
33. D. J. Sorin, M. Plakal, M. D. Hill, A. E. Condon, M. M. K. Martin, and D. A. Wood. Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol. IEEE Transactions on Parallel and Distributed Systems, 13(6):556-578, June 2002.
34. P. Stenström, M. Brorsson, and L. Sandberg. Adaptive Cache Coherence Protocol Optimized for Migratory Sharing. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 109-118, May 1993.
35. D. M. Taub. Improved Control Acquisition Scheme for the IEEE 896 Futurebus. IEEE Micro, 7(3), June 1987.
36. J. M. Tendier, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46(1), 2002.
37. M. Tremblay, J. Chan, S. Chaudhry, A. W. Conigliaro, and S. S. Tse. The MAJC Architecture: A Synthesis of Parallelism and Scalability. IEEE Micro, 20(6): 12-25, Nov-Dec 2000.
38. G. White and P. Vogt. Profusion: A Buffered, Cache Coherent Crossbar Switch. In Proceedings of the 5th Hot Interconnects Symposium, pages 87-96, Aug. 1997.
39. P. Wolper. Expressing Interesting Properties of Programs in Prepositional Temporal Logic. In Proc. 13th ACM Symp. on Principles of Programming Languages, pages 184-192, Jan. 1986.
40. Y. Yu, P. Manolios, and L. Lamport. Model Checking TLA+ Specifications. In L. Pierre and T. Kropf, editors, Proceedings of Correct Hardware Design and Verification Methods (CHARME '99), number 1703 in LNCS, pages 54-66. Springer-Verlag, 1999.